US 4,359,688 AGranted

Frequency multiplying circuit for an optical encoder

AssigneeBEI Electronics, Inc.

InventorGeorge D. Haville

Life of this patent

Estimating the term…

Loading patent…

Abstract

A frequency multiplying circuit for producing double frequency sine and cosine output signals sin 2x and cos 2x from sine and cosine input signals sin x and cos x, comprising two multiplier circuits, each having an output e.sub.0 and four inputs a.sub.1, a.sub.2, b.sub.1 and b.sub.2 and being adapted to perform multiplication in accordance with the following relation: e.sub.0 =K(a.sub.1 -a.sub.2)(b.sub.1 -b.sub.2); sine and cosine input amplifiers for supplying the sin x and cos x input signals; means for supplying the cos x input signal to the a.sub.1 input of the first multiplier circuit; means for supplying the cos x signal to the b.sub.1 input of the first multiplier circuit, means affording a gain of 2 in the first channel, relative to the second channel, means for supplying zero input to the a.sub.2 and b.sub.2 inputs of the first multiplier circuit; means for supplying the cos x input signal to the a.sub.1 and b.sub.1 inputs of the second multiplier circuit; a phase inverter for supplying a negative sin x input to the a.sub.2 input of the second multiplier circuit; and means for supplying the sin x input signal to the b.sub.2 input of the second multiplier circuit, whereby the first and second multiplier circuits develop output signals proportional to sin 2x and cos 2x, respectively.

Claims10

Dependent claims

A frequency multiplying electrical circuit for producing double frequency sine and cosine output signals sin 2x and cos 2x from sine and cosine input signals sin x and cos x, comprising

sine input means and cosine input means for supplying the sin x and cos x input signals;
first and second multiplier circuits,
each multiplier circuit having an output e.sub.o and four inputs a.sub.1, a.sub.2, b.sub.1 and b.sub.2 and being adapted to perform multiplication in accordance with the following relation:
e.sub.o =K(a.sub.1 -a.sub.2)(b.sub.1 -b.sub.2);
means connected between said cosine input means and said a.sub.1 input of said first multiplier circuit for supplying the cos x input signal to said a.sub.1 input thereof;
means including an amplifier having a gain of two connected between said sine input means and said b.sub.1 input of said first multiplier circuit for supplying a 2 sin x signal to said b.sub.1 input of said first multiplier circuit,
means for supplying zero input to said a.sub.2 and b.sub.2 inputs of said first multiplier circuit;
means connected between said cosine input means and said a.sub.1 and b.sub.1 inputs of said second multiplier circuit for supplying the cos x input signal to said a.sub.1 and b.sub.1 inputs of said second multiplier circuit;
means including a phase inverter connected between said sine input means and said a.sub.2 input of said second multiplier circuit for supplying a negative sin x input to said a.sub.2 input of said second multiplier circuit;
and means connected between said sine input means and said b.sub.2 input of said second multiplier circuit for supplying the sin x input signal to said b.sub.2 input of said second multiplier circuit,
whereby said first multiplier circuit develops an output proportional to sin 2x, while said second multiplier circuit develops an output proportional to cos 2x.

8 more elements

A frequency multiplying electrical circuit for producing double frequency sine and cosine output signals sin 2x and cos 2x from sine and cosine input signals sin x and cos x, comprising

sine input means and cosine input means for supplying the sin x and cos x input signals;
a first channel including a first multiplier circuit having an output e.sub.0 and inputs a.sub.1 and b.sub.1 and being adapted to perform multiplication in accordance with the following relation:
e.sub.0 =Ka.sub.1 b.sub.1 ;
said first channel including means connected between said cosine input means and said a.sub.1 input of said first multiplier circuit for supplying the cos x input signal thereto;
said first channel including means connected between said sine input means and said b.sub.1 input of said first multiplier circuit for supplying a sin x signal thereto;
a second channel including a second multiplier circuit having an output e.sub.0 and four inputs a.sub.1, a.sub.2, b.sub.1 and b.sub.2 and being adapted to perform multiplication in accordance with the following relation:
e.sub.0 =K(a.sub.1 -a.sub.2)(b.sub.1 -b.sub.2);
said second channel including means connected between said cosine input means and said a.sub.1 and b.sub.1 inputs of said second multiplier circuit for supplying the cos x input signal to said a.sub.1 and b.sub.1 inputs of said second multiplier circuit;
said second channel including phase inverting means connected between said sine input means and said a.sub.2 input of said second multiplier circuit for supplying a negative sin x input to said a.sub.2 input of said second multiplier circuit;
said second channel including means connected between said sine input means and said b.sub.2 input of said second multiplier circuit for supplying the sin x input signal to said b.sub.2 input of said second multiplier circuit;
and means affording a gain of two in said first channel relative to said second channel,
whereby said first channel develops an output proportional to sin 2x, while said second channel develops an output proportional to cos 2x.

9 more elements

Dependencies are inferred from the claim text.