Micro time and phase stepper
AssigneeILC Data Device Corporation
InventorRoy Nardin
Life of this patent
Estimating the term…
Loading patent…
AssigneeILC Data Device Corporation
InventorRoy Nardin
Estimating the term…
A digital time phase shifter for shifting a signal in very precise increments and which performs the steps of: mixing a reference frequency signal with the signal to be time or phase delayed for generating an intermediate frequency signal; selectively delaying (i.e. advancing or retarding) the intermediate frequency signal; and mixing the delayed intermediate frequency signal and reference signal developing an output signal whose frequency is an integer multiple or sub-multiple of the input signal frequency and whose phase delay is proportional to the ratio of the intermediate signal and input signal frequencies. Small delay increments are obtained by judicious selection of the reference frequency. The output frequency may be slowly delayed relative to the input frequency by repeating the delay step. The phase shifter employs a pair of phase-locked loops, digital mixing circuits and a programmable delay generator. The input signal and reference signal are mixed developing an intermediate frequency signal, having a delay determined by the setting of the programmable input. One phase-locked loop and mixer develop said reference signal. The other phase-locked loop and mixer generate the output signal, which is time or phase delayed by increments proportional to the ratio of said intermediate signal and said input signal frequencies.
A method for imparting a phase shift to an input signal having a first frequency f.sub.in, in accordance with digital control data, comprising the steps of:
A method for imparting a delay to an input signal having a predetermined frequency f.sub.in comprising the steps of:
A method for imparting a delay to an input signal having a first predetermined frequency, in accordance with a digital control code, comprising the steps of:
A method for delaying an input signal having a frequency f.sub.in by a controlled amount comprising the steps of:
A method for delaying an input signal by a controlled amount comprising the steps of:
Means for imparting a controlled phase shift to an input signal having a predetermined frequency f.sub.in, comprising:
Apparatus for imparting a delay to an input signal having a predetermined frequency f.sub.in, comprising:
Apparatus for imparting a delay to an input signal having a predetermined frequency fin comprising:
Apparatus for imparting a delay to an input signal having a predetermined frequency fin comprising:
Means for delaying an input signal having a first predetermined frequency comprising:
Dependencies are inferred from the claim text.