Logic circuit with asymmetrical quantum interferometric circuits
AssigneeNippon Telegraph & Telephone Public Corporation
InventorsHazime Yamada, Akira Ishida
Life of this patent
Estimating the term…
Loading patent…
AssigneeNippon Telegraph & Telephone Public Corporation
InventorsHazime Yamada, Akira Ishida
Estimating the term…
A logic circuit having at least one asymmetrical quantum interferometric circuit, wherein the logic output states correspond to the voltage state of the asymmetrical quantum interferometric circuit, the asymmetrical quantum interferometric device comprises: a parallel circuit including a first Josephson junction having a threshold current I.sub.j1, a first inductance element having an inductance L.sub.1 and connected in series with the first Josephson junction, a second Josephson junction having a threshold current I.sub.j2, and a second inductance element having an inductance L.sub.2 and connected in series with the second Josephson junction, the series-connected first Josephson junction and first inductance element being connected in parallel with the series-connected second Josephson junction and second inductance element; a bias current feeder for supplying a bias current to the first and second Josephson junctions; a control current feeder having series-connected inductance elements electromagnetically coupled respectively with the first and second inductance elements for supplying a control current to same; and an output feeder connected to the bias current feeder and the parallel circuit, the arrangement being such that the following relations are satisfied: I.sub.j2 /I.sub.j1 =L.sub.1 /L.sub.2 =a, and L.sub. 1 I.sub.j1 =L.sub.2 I.sub.j2 <.PHI..sub.o where a is a real number greater than 1, and .PHI..sub.o is a flux quantum unit equal to 2.times.10.sup.-15 Wb, whereby the control current of one polarity for switching the voltage state of the asymmetrical quantum interferometric circuit can be minimized.
A logic circuit having at least one asymmetrical quantum interferometric circuit, wherein the logic output states correspond to the voltage states of the asymmetrical quantum interferometric circuit, said asymmetrical quantum interferometric circuit comprising:
An exclusive-OR logic circuit comprising:
A binary adder logic circuit comprising:
A binary adder logic circuit comprising:
Dependencies are inferred from the claim text.