Method of fabricating MOS field effect transistors
AssigneeBell Telephone Laboratories, Incorporated
InventorsChuan C. Chang, James A. Cooper, Jr., Dawon Kahng, Shyam P. Murarka
Life of this patent
Estimating the term…
Loading patent…
AssigneeBell Telephone Laboratories, Incorporated
InventorsChuan C. Chang, James A. Cooper, Jr., Dawon Kahng, Shyam P. Murarka
Estimating the term…
A method for making a MOSFET device (20) in a semiconductor body (10) includes the step of forming source and drain contact electrodes (12.1, 12.2) prior to growth of the gate oxide (10.3) and after formation of a high conductivity surface region (10.5). The exposed mutually opposing sidewall edges of each of the contact electrodes (12.1, 12.2) are coated with a sidewall silicon dioxide layer (15.1, 15.2), and the then exposed surface of the semiconductor body (10) between these sidewalls is etched to depth beneath the high conductivity surface region (10.5) in order to separate it into the source and drain regions (10.1, 10.2). Formation of the high conductivity region may be omitted by using Schottky barrier or impurity doped material for the contact electrodes (12.1, 12.2).
A method of fabricating a semiconductor device (20) having a pair of spaced-apart source and drain contact electrodes (12.1, 12.2) contacting spaced-apart surface areas of source and drain regions (10.1, 10.2), respectively, located at a top surface of a semiconductor body (10) and having a gate oxide layer (10.3) grown on a first portion of the said top surface located between said apart areas characterized by the step of forming a sidewall insulating layer (15.1, 15.2) on an exposed mutually opposing sidewall edge surface of each of the contact electrodes (12.1, 12.2), followed by the step of thermally growing the gate oxide layer (10.3).
A method for making a MOSFET device (20) comprising the steps of:
A method of making a MOSFET device comprising the steps of:
Dependencies are inferred from the claim text.