US 4,318,751 AGranted

Self-aligned process for providing an improved high performance bipolar transistor

AssigneeInternational Business Machines Corporation

InventorCheng T. Horng

Life of this patent

Estimating the term…

Loading patent…

Abstract

Disclosed is a self-aligned process for providing an improved high-performance bipolar transistor. The transistor device region is isolated from the other devices on the wafer by a wide deep oxide trench. The deep oxide trench which has nearly vertical sidewalls, extends from the epitaxial silicon surface through the N.sup.+ subcollector region into the P.sup.- substrate. A shallow oxide trench is used to separate the collector reach through region from the base region. A heavily doped polysilicon layer is used to dope and make contact to the transistor base as well as define the emitter window through which the emitter is doped. In the structure, the separation between the emitter contact and the polysilicon base contact is reduced to a very small value. This is achieved by employing the self-aligned process in accordance with the invention. Metal contact to the polysilicon base contact is done over the deep trench oxide isolation. This allows the transistor base area, and hence the collector base capacitance to be minimized. The shallow emitter and narrow base width of the transistor are formed by ion implantations.

Claims7

Dependent claims

In a method for fabricating a bipolar transistor structure in a silicon substrate of a first conductivity type, said substrate having a planar surface, a subcollector region of opposite conductivity type disposed therein, a layer of opposite conductivity type epitaxial material on said planar surface, first and second spaced apart adjacent isolated regions, said first isolated region being provided for the to be formed emitter/base region of said bipolar transistor structure and said second isolated region being provided for the to be formed collector reach through region of said bipolar transistor structure, said method comprising the following steps:

(a) form a first oxide layer and a silicon nitride layer, in the order recited, on said epitaxial layer;
(b) form a relatively thick oxide layer over said silicon nitride layer;
(c) utilizing photolithographic techniques open two spaced apart windows in a photoresist mask to expose areas of the relatively thick oxide layer;
(d) utilizing the photoresist mask etch and undercut the exposed relatively thick oxide layer to expose the corresponding areas of the silicon nitride;
(emitter mask partially formed);
(e) utilizing the photoresist mask reactive ion etch the exposed silicon nitride layer and the first oxide layer to the epitaxial layer;
(f) ion implant ions of the first conductivity type to dope an inactive base;
(g) strip photoresist;
(h) form a relatively thick layer of first conductivity type doped polysilicon on the exposed surface of the substrate;
(i) utilizing known photolithographic techniques, including the deposition of a photoresist layer, planarize the exposed surface of the substrate;
(j) utilize reactive ion etch techniques to etch photoresist and polysilicon to surface level of said relatively thick oxide layer;
(k) remove remaining portions of relatively thick oxide layer overlying said first and second isolated regions;
(l) form an oxide layer on the exposed surface of said polysilicon layer;
(m) utilizing known photolithographic techniques form a block-out mask for use in opening emitter and collector contacts;
(n) utilizing reactive ion etch techniques remove exposed areas of silicon nitride and underlying areas of first oxide layer;
(o) ion implant ions of the second conductivity type into emitter and collector regions;
(p) ion implant ions of the first conductivity type into an active base region;
and
(q) utilizing known techniques complete the following:
(1) ion implant collector reach-through region,
(2) emitter drive-in to activate all implanted dopants,
(3) open base contact to polysilicon, and
(4) provide first level metallurgy.

20 more elements

In a method of fabricating a bipolar transistor structure in a silicon substrate of a first conductivity type, said substrate having a planar surface, a subcollector region of second conductivity type disposed therein, a layer of second conductivity type epitaxial material on said planar surface, first and second spaced apart adjacent isolated regions, said first isolated region being provided for the to be formed emitter/base region of said bipolar transistor structure and said second isolated region being provided for the to be formed collector reach through region of said bipolar transistor structure, said method comprising the following steps:

(a) form a first oxide layer and a silicon nitride layer, in the order recited, on said epitaxial layer;
(b) form a relatively thick oxide layer over said silicon nitride layer;
(c) utilizing photolithographic techniques open two spaced apart windows in the photoresist to expose areas of the relatively thick oxide layer;
(d) etch and undercut the exposed relatively thick oxide layer to expose the corresponding areas of the silicon nitride layer;
(e) utilizing the photoresist mask reactive ion etch the exposed silicon nitride layer and the first oxide layer to the epitaxial layer;
(f) strip photoresist;
(g) form relatively thick layer of first conductivity type doped polysilicon on exposed surface of substrate;
(h) utilizing known photolithographic techniques, including the deposition of a photoresist layer, planarize exposed surface of substrate;
(i) utilize reactive ion etching to etch photoresist and polysilicon to level of relatively thick oxide layer;
(j) remove remaining relatively thick oxide layer overlying said first and second isolated regions;
(k) form oxide layer on exposed surface of polysilicon layer;
(l) utilizing known photolighographic techniques form block-out mask for opening emitter and collector contacts;
(m) utilizing reactive ion etch techniques remove exposed areas of silicon nitride and underlying areas of first oxide layer;
(n) ion implant ions of the second conductivity type into emitter and collector regions;
and
(o) ion implant ions of the first conductivity type into active base region.

13 more elements

In a process for fabricating an improved bipolar transistor (FIGS. 1A, 1B, 1C) in a silicon substrate of a first conductivity type, said substrate having a planar surface, a subcollector region of a second conductivity type formed in said substrate, an epitaxial layer of said second conductivity type formed on said planar surface of said substrate, first and second spaced apart adjacent isolated regions, said first isolated region being provided for the to be formed emitter/base region of said bipolar transistor and said second isolated region being provided for the to be formed collector reach through region of said bipolar transistor, said process including the following steps:

(a) form a first relatively thin oxide layer (21, FIG. 8) on said epitaxial layer (12);
(b) utilizing a suitable block-out mask (22, FIG. 8), ion implant impurities of a second conductivity type into the epitaxial surface of said second isolated region thereby forming a collector reach through region (24);
(c) form a first relatively thin silicon nitride layer (25, FIG. 9) on said first oxide layer;
(d) form a second relatively thick oxide layer (26, FIG. 9) on said first silicon nitride layer;
(e) form a resist mask having first and second spaced apart windows (28, FIG. 9) said windows respectively exposing discrete regions of said second relatively thick oxide layer, said first window extending over a portion of said first isolated region, said second window extending over a portion of said first isolated region;
(f) utilizing reactive-ion etch techniques and said first and second spaced apart windows of said mask formed in step (e) remove the exposed regions of said second relatively thick oxide layer to provide first and second spaced apart openings in said relatively thick oxide layer, said openings in said second relatively thick oxide layer respectively corresponding in area to the area of said first and second windows in said mask formed in step (e);
(g) utilizing said mask formed in step (e) and a liquid etchant enlarge said first and second spaced apart openings in said relatively thick oxide layer;
(h) utilizing reactive ion etch techniques and said first and second spaced apart windows of said mask formed in step (e) provide first and second spaced apart openings in said first silicon nitride layer and the underlying first oxide layer, said first and second spaced apart openings in said first silicon nitride layer and said underlying first oxide layer respectively corresponding in area to the area of said first and second spaced apart windows in said mask formed in step (e);
(i) remove said mask formed in step (e);
(j) chemically vapor deposit a relatively thick polysilicon layer of said first conductivity type (29, FIG. 10) on the exposed surface of said substrate;
(k) utilizing a layer of photoresist (30, FIG. 10) planarize the exposed surface of the substrate;
(l) utilizing reactive ion etch techniques etch back said photoresist and polysilicon to stop at the surface of said second relatively thick oxide layer (26, FIG. 11);
(m) form a mask (31, FIG. 12) having a window which exposes the transistor region, the transistor region including said first and second isolated regions;
(n) remove the exposed portions of said second relatively thick oxide layer (26, FIG. 12);
(o) form a relatively thick oxide layer (32, FIG. 13) over said polysilicon layer;
(p) remove the exposed portions of said first silicon nitride layer (FIG. 14);
(q) remove the exposed portions of said first silicon oxide layer (FIG. 14) to open emitter and collector contact openings;
(r) via said emitter and collector contact openings implant ions of said second conductivity type to form an emitter region (36, FIG. 14) and a collector contact region (37, FIG. 14);
and
(s) via said emitter contact opening implant ions of said first conductivity type to form an intrinsic base region (38, FIG. 15).

17 more elements

In a process for fabricating an improved bipolar transistor in a silicon substrate of a first conductivity type, said substrate having a planar surface, a subcollector region of a second conductivity type formed in said substrate, an epitaxial layer of said second conductivity type formed on said planar surface of said substrate, first and second spaced apart adjacent isolated regions, said first isolated region being provided for the to be formed emitter/base region of said bipolar transistor and said second isolated region being provided for the to be formed collector reach through region of said bipolar transistor, said process including the following steps:

(a) form a first relatively thin oxide layer on said epitaxial layer;
(b) utilizing a block-out mask, implant ions of said second conductivity type into the epitaxial surface of said second isolated region to thereby form a collector reach through region;
(c) form a first relatively thin silicon nitride layer on said first oxide layer;
(d) form a second relatively thick oxide layer on said first silicon nitride layer;
(e) form a resist mask having first and second spaced apart windows, said windows respectively exposing discrete regions of said second relatively thick oxide layer, said first window extending over a portion of said first isolated region, said second window extending over a portion of said first isolated region;
(f) utilizing reactive-ion etching and said first and second spaced apart windows of said mask formed in step (e) remove the exposed portions of said second relatively thick oxide layer to provide first and second spaced apart openings in said relatively thick oxide layer, said openings in said second relatively thick oxide layer respectively corresponding in area to the area of said first and second windows in said mask formed in step (e);
(g) utilizing said mask formed in step (e) and a liquid etchant to enlarge said first and second openings in said relatively thick oxide layer;
(h) utilize reactive ion etching and said first and second spaced apart windows of said mask formed in step (e) to provide first and second spaced apart openings in said first silicon nitride layer and the underlying first oxide layer, said first and second spaced apart openings in said first silicon nitride layer and said underlying first oxide layer respectively corresponding in area to the area of said first and second spaced apart windows in said mask formed in step (e);
(i) remove said mask formed in step (e);
(j) chemically vapor deposit a relatively thick polysilicon layer of said first conductivity type on the exposed surface of said substrate;
(k) utilize a layer of photoresist to planarize the exposed surface of said substrate;
(l) utilize reactive ion etching to etch back said photoresist and polysilicon to stop at the surface of said second relatively thick oxide layer;
(m) form a photoresist mask having a window which extends over said first and second isolated regions, said window exposing the transistor region;
(n) remove the exposed portions of said second relatively thick oxide layer;
(o) form a relatively thick oxide layer over said polysilicon layer;
(p) remove the exposed portions of said first silicon nitride layer;
and
(q) remove the exposed portions of said first silicon oxide layer to open emitter and collector contact openings.

15 more elements

Dependencies are inferred from the claim text.

Facts

Application: 06/129,928Filed 13 Mar 1980
Granted: 9 Mar 1982
Term ends: Not estimatedThe source records don’t support an estimate.

Classification12 codes

H10W 20/069
Of conductive parts of the interconnections: by forming self-aligned vias or self-aligned contact plugs
H10D 10/051
Manufacture or treatment: of vertical BJTs
H10D 10/441
Vertical BJTs: having an emitter-base junction ending at a main surface of the body and a base-collector junction ending at a lateral surface of…
H10P 76/40
Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography: of masks comprising inorganic materials