MOS Transistor decoder circuit
AssigneeSharp Kabushiki Kaisha
InventorSetsufumi Kamuro
Life of this patent
Estimating the term…
Abstract
An MOS transistor decoder circuit including a plurality of MOS transistors and at least one load element, comprises at least one additional MOS transistor connected to the plurality of MOS transistors and the load element for selecting either of two output terminals for the plurality of MOS transistors, through which decoded output signals are developed. Preferably, four additional MOS transistor are provided at least two of which are connected to either of the two output terminals. The two additional MOS transistors connected to anyone of the two output terminals have normal and complement bit signals, respectively.
Claims6
An MOS transistor decoder circuit for decoding codes formed of a plurality of input bits A.sub.l -A.sub.n into two outputs Vout1, Vout2;
- said decoder circuit comprising:
- first and second output load elements for generating the outputs Vout1, Vout2, respectively;
- a plurality of bit receiving channels, the number of channels being one less than the total number of inputs, each bit receiving channel corresponding to an individual particular input A.sub.l -A.sub.n, each bit receiving channel producing a disable signal upon failure of its associated input to correspond to the value of its corresponding bit in a desired code;
- the one of said inputs A.sub.l -A.sub.n not selected being an output selection input;
- and
- first and second output selecting channels responsive to said output selection input and its logical complement, respectively, for enabling said first and second load elements, respectively;
- said first and second load elements being driven only when enabled by said first and second output selecting channels and not disabled by any of said plurality of bit receiving channels, whereby said decoder functions to decode one of two different desired codes which differ by one binary bit to thereby produce one of said outputs Vout1, Vout2 when its corresponding desired code is introduced into said decoder circuit.
Dependencies are inferred from the claim text.