Loading patent…
AssigneeInternational Business Machines Corporation
InventorsCheng T. Horng, Michael R. Poponiak, Hans S. Rupprecht, Robert O. Schwenker
Estimating the term…
A method for device fabrication disclosed is a self-aligned process. The device formed has small vertical as well as horizontal dimensions. The device region is surrounded by a deep oxide trench which has nearly vertical sidewalls. The deep trench extends from the epitaxial silicon surface through N+ subcollector region into the P substrate. The width of the deep trench is about 2 .mu.m to 3.0 .mu.m. A shallow oxide trench extending from the epitaxial silicon surface to the upper portion of the N+ subcollector separates the base and collector contact. The surface of the isolation regions and the silicon where the transistor is formed is coplanar. As shown in FIG. 1, the fabricated bipolar transistor has a mesa-type structure. The transistor base dimension is only slightly larger than the emitter. This small base area results in low collector-base capacitance which is a very important parameter in ultra-high performance integrated circuit devices. Contact to the transistor base in the disclosed structure is achieved by a thick heavily boron doped polysilicon layer which surrounds the emitter and makes lateral contact to the active base.
In an integrated circuit device a planar self-aligned vertical bipolar transistor structure, said structure comprising:
In an integrated circuit device a planar vertical bipolar transistor structure (FIGS. 1A, 1B and 1C), said structure comprising:
Dependencies are inferred from the claim text.