US 4,290,120 AGranted

Circuit arrangement for reading out and regenerating items of information stored in one-transistor storage elements

AssigneeSiemens Aktiengesellschaft

InventorKarl U. Stein

Life of this patent

Estimating the term…

Loading patent…

Abstract

A circuit arrangement is disclosed for reading out and regenerating items of information stored in one-transistor storage elements. For read-out, storage elements addressed by the activation of a word line transfer an existing information charge into assigned bit lines, and wherein the bit lines influence inputs of assigned read-out/regenerating amplifiers. The storage density of semiconductor stores is increased by providing a circuit arrangement in which the disproportion in terms of area between technologically realizable storage matrices and the required amplifiers which is a by-product of the miniaturization of stores of the above mentioned type does not occur. A group of m bit lines are in each case combined to form groups and are consecutively connected via a multiplexer to a common read-out/regenerating amplifier.

Claims2

Dependent claims

A circuit arrangement for reading out and regenerating items of information stored in one-transistor storage elements, comprising:

a plurality of word lines and bit lines;
storage element means addressed by the activation of a word line during read-out for transferring an existing information charge into assigned bit lines;
said assigned bit lines being connected to influence inputs of assigned read-out/regenerating amplifiers;
m bit lines in each case being combined as line groups (1, 2 . . . m;
m+1, m+2, . . . 2m;
(p-1) m+1, (p-1) m+2 . . . pm);
each of said bit line groups being assigned to a multiplexer;
individual bit lines of a bit line group being connected to individual inputs of the assigned multiplexer;
the assigned multiplexers each being connected by one output to the input of an assigned read-out/regenerating amplifier;
a multiplex decoder means for consecutively connecting all the individual bit lines of each bit line group in a predetermined sequence via the relevant multiplexer to the input of the assigned read-out/regenerating amplifier;
and, in order to improve the transfer of charge into the bit lines, threshold transistors are connected in pairs by their gates to relevant outputs of the multiplex decoder means, the threshold transistors forming means for switching individual inputs of the multiplexer;
and for each output of the multiplex decoder means a load element being provided whose second terminal is in each case connected to a threshold potential.

9 more elements

Dependencies are inferred from the claim text.