On-chip method of balancing memory detectors and balanced detectors formed thereby
AssigneeBurroughs Corporation
InventorsSidney J. Schwartz, Farooq M. Quadri, Chung-Herng Hsin
Life of this patent
Estimating the term…
Loading patent…
AssigneeBurroughs Corporation
InventorsSidney J. Schwartz, Farooq M. Quadri, Chung-Herng Hsin
Estimating the term…
A method of forming detector and dummy detector pair(s) of magnetoresistive elements on a bubble memory chip, with detector and dummy detector each having a balancing resistance network comprising parallel spaced apart end-connected lines of resistive material with the transverse legs (rungs) spaced between said parallel lines to form a ladder in-line (electrically) between the detector and pads for selectively balancing the pair(s), and for disconnecting certain rungs of the spaced apart end connected lines, if necessary, to change the path of current flow through the ladder and thus vary the resistance through the ladder. The product formed by the method comprises on-chip magnetoresistive detector element pair(s) including balancing resistance ladders, coupled in the current paths of the magnetoresistive elements, and having portions which can be selectively disconnected to change resistance of the ladder to balance the bridge network.
A method of enhancing the detecting means in a magnetic bubble device which has structure for supporting bubbles thereon and elements disposed in an arrangement in which bubbles propagate serially in response to a rotating in-plane magnetic field, the steps of,
In a magnetic bubble device having structure for supporting bubbles thereon and elements disposed in an arrangement in which bubbles propagate serially in response to a rotating in-plane magnetic field,
In a magnetic bubble device having structure for supporting bubbles thereon and elements disposed in an arrangement in which bubbles propagate serially in response to a rotating in-plane magnetic field,
Dependencies are inferred from the claim text.