Low power CMOS oscillator
AssigneeMotorola, Inc.
InventorJean-Claude Tarbouriech
Life of this patent
Estimating the term…
Abstract
A low power, single pin CMOS oscillator has been provided which exhibits good frequency stability with voltage supply variations. The oscillator uses a capacitor which is connected to the inputs of two inverters. One inverter is used to drive a P-channel transistor and the other inverter is used to drive an N-channel transistor. Both P-channel and N-channel transistors are connected in series and provide an output from a junction formed between the two transistors. A latch is connected to the junction formed between the two transistors and the output of the latch is coupled to the capacitor to charge and discharge it.
Claims9
A CMOS oscillator having a first and a second power supply node, comprising:
- a first and a second series connected transistor being coupled between the first and second power supply node, the first and the second transistor each having a control electrode;
- a first and a second inverter each having an input and an output, the inputs being coupled together and the output of the first inverter being coupled to the control electrode of first transistor, the output of the second inverter being coupled to the control electrode of the second transistor;
- a third inverter coupled to a node formed between the first and second transistors, the third inverter having an output coupled back to the node formed between the first and second transistors;
- a fourth inverter having an input coupled to the output of the third inverter, the fourth inverter providing an output;
- a fifth inverter having an input coupled to the output of the fourth inverter and providing an output coupled to the inputs of the first and second inverters;
- and a capacitor coupled from the inputs of the first and second inverters to the second power supply node.
A CMOS oscillator having a first and a second power supply node, comprising:
- a P-channel transistor having a first and a second electrode and a control electrode, the first electrode being coupled to the first power supply node;
- an N-channel transistor having a first and a second electrode and a control electrode, the first electrode of the N-channel transistor being coupled to the second electrode of the P-channel transistor, the second electrode of the N-channel transistor being coupled to the second node of the power supply;
- a first inverter having an output coupled to the control electrode of the P-channel transistor and having an input;
- a second inverter having an output coupled to the control electrode of the N-channel transistor and having an input;
- a capacitor having a first and a second terminal, the first terminal being coupled to the inputs of the first and second inverters and the second terminal being connected to the second power supply node;
- and latch means coupled to the first electrode of the N-channel transistor and providing an output coupled to the first terminal of the capacitor.
Dependencies are inferred from the claim text.