US 4,266,281 AGranted

Microprogrammed programmable controller

AssigneeAllen-Bradley Company, Inc.

InventorsOdo J. Struger, Ernst H. Dummermuth

Life of this patent

Estimating the term…

Loading patent…

Abstract

A programmable controller includes a processor formed around a pair of four-bit bipolar microprocessors. A control program formed by selected macroinstructions is stored in a random access memory and it is executed by sequentially mapping each macroinstruction operation code into a corresponding microroutine which is stored in a read-only memory. Some macroinstructions include operand addresses of a line in an I/O image and data table portion of the random access memory, and one macroinstruction (ADX) expands this operand address to enable the I/O image and data table to be expanded in size. A timer macroinstruction is executed in part by reading the state of a counter which is driven by a real time clock, and arithmetic functions are performed with the use of a decimal adjust accumulator.

Claims14

Dependent claims

A programmable controller which comprises:

a random access memory which contains a control program comprised of a set of macroinstructions each stored on a separately addressable line of the memory;
an address bus coupled to said random access memory to select a line in said random access memory when an address signal is generated thereon;
a data bus coupled to said random access memory to receive data read from an addressed line of the random access memory and to write data into an addressed line of said random access memory;
a plurality of separately addressable sets of I/O interface circuits, each set being connected to a sensing device or operating device on a controlled machine;
I/O address gates having inputs connected to said address bus and outputs coupled to each of said separately addressable sets of I/O interface circuits;
I/O data gates connected to said data bus and coupled to each of said separately addressable sets of I/O circuits to read data from an addressed set or write data to an addressed set of I/O interface circuits;
and
a controller processor which includes:
(a) a microprogram read-only memory which stores sets of microinstructions that comprise microroutines;
(b) microprogram addressing means coupled to said data bus and said microprogram read-only memory and being operable in response to a macroinstruction read from said random access memory to sequentially address macroinstructions in a microroutine;
(c) a microinstruction register connected to receive the addressed microinstructions read from said microprogram read-only memory and generate the same on a microcode bus;
(d) a central processor unit coupled to said data bus, coupled to said address bus and coupled to said microcode bus, said central processor unit being operable in response to microcodes on said microcode bus to perform arithmetic and logic operations on data received by it through said data bus, being operable in response to other microcodes on said microcode bus to generate address signals on said address bus, and being operable in response to other microcodes on said microcode bus to generate data on said data bus;
and
(e) a decimal adjust accumulator having inputs coupled to the central processor unit to receive binary numbers which result from arithmetic operations performed by said central processor unit, and having a set of outputs coupled to said central processor unit, said decimal adjust accumulator being operable to generate at its set of outputs a binary number which when added to the binary number applied to its inputs converts said binary number to a binary coded decimal number, whereby results of arithmetic functions performed using binary numbers can be quickly converted to binary coded decimal numbers.

11 more elements

A programmable controller which comprises:

a memory for storing a control program comprised of a set of macroinstructions;
an address bus connected to said memory;
a first data bus connected to said memory;
data in gates having inputs connected to said first data bus and outputs connected to a second data bus;
data out gates having outputs connected to said first data bus and inputs connected to a third data bus;
address latch means having inputs connected to said third data bus and outputs connected to said address bus, said address latch means being operable to receive address data on said third data bus and apply the address data to the address bus;
mapping means having inputs connected to said second data bus and outputs connected to a micro-address bus, said mapping means being operable to convert macroinstruction operation codes appearing on said second data bus into a microroutine address;
a microprogram controller having inputs connected to said micro-address bus and set of outputs;
a microprogram read-only memory having address terminals connected to the outputs of said microprogram controller and having a set of output terminals, said microprogram read-only memory storing a plurality of microroutines, each comprised of a set of microinstructions;
a microinstruction register connected to the output terminals of said microprogram read-only memory and having a set of output terminals connected to a microcode bus;
a microprocessor slice having a set of control inputs connected to said microcode bus, having a set of data inputs connected to said second data bus and having a set of data output terminals connected to said third data bus;
and
interface means coupling said first data bus to a plurality of sets of I/O circuits that connect with sensing devices and operating devices on a controlled machine;
wherein the control program is periodically executed to control said machine by sequentially reading said macroinstructions out of said memory, mapping an operation code in each such macroinstruction into a starting address of an addressed microroutine stored in said microprogram read-only memory;
and sequentially reading out the microinstructions in said addressed microroutine.

12 more elements

A programmable controller which comprises:

a random access memory having n+m address input terminals where n and m are positive integers and a set of data terminals, said random access memory storing an I/O image and data table comprised of a base page portion stored on selectable memory lines and an extended portion stored on other selectable memory lines;
control program storage means for storing control instructions having an operation code that indicates a function to be performed and an n-bit operand address that indicates a selected line in said random access memory;
an address bus having n+m leads connected to respective ones of said n+m address input terminals on said random access memory;
a data bus having leads connected to said set of data terminals on said random access memory;
and
a controller processor which includes:
(a) address low storage means having outputs coupled to the n leads in said address bus for applying n-bit address data thereto;
(b) address high storage means having outputs coupled to the m leads in said address bus for applying m-bit address data thereto;
(c) means coupled to said control program storage means and being responsive to the execution of a control instruction to read the next control instruction from said control program storage means;
preset means coupled to said address high storage means for applying and storing in the address high storage means an m-bit base page address number;
means responsive to the operation code in a control instruction read from said control program storage means for storing its associated n-bit operand address in said address low storage means and reading a line of data from said I/O image and data table which is selected by the n+m bit address stored in said address high and address low storage means;
and
means responsive to a selected one operation code (ADX) in a control instruction read from said control program storage means for storing its associated n-bit operand address in said address high storage means and decoupling said preset means from said address high storage means;
wherein control instructions preceded by a control instruction containing said selected one operation code (ADX) may read data from the extended portion of said I/O image and data table and control instructions which are not preceded by a control instruction containing said selected one operation code (ADX) may read data from the base page portion of said I/O image and data table.

11 more elements

A programmable controller which comprises:

a memory for storing a control program which includes a timer instruction having an operation code and an operand address;
timer storage means associated with said timer instruction and located at said operand address for storing a preset number of time increments, for storing an accumulated number of time increments, for storing a clock count, and for storing a timed out bit;
a data bus coupled to said memory and said timer storage means;
a real time clock coupled to said data bus and including a counter which receives a clock signal and which generates a count indicative of the number of elapsed time increments;
and
a controller processor coupled to said data bus for executing the control program to operate a machine connected to the programmable controller, the controller processor including timer instruction execution means which is responsive to the operation code in the timer instruction and which includes:
(a) means for calculating the difference count between the current real time clock count and the clock count in the associated time storage means;
(b) means for storing the current real time clock count in said associated timer storage means;
(c) means for adding the difference count to the accumulated number of time increments in the associated timer storage means;
(d) means for comparing the accumulated number of time increments with the preset number of time increments in the associated timer storage means;
and
(e) means for setting the timed out bit in the associated timer storage means if the accumulated number of time increments is equal to or greater than the preset number of time increments.

9 more elements

Dependencies are inferred from the claim text.