On-line bit error rate estimator
AssigneeFord Aerospace & Communications Corporation
InventorsJulius Lange, Gary L. Wagner
Life of this patent
Estimating the term…
Loading patent…
AssigneeFord Aerospace & Communications Corporation
InventorsJulius Lange, Gary L. Wagner
Estimating the term…
This on-line circuit estimates the bit error rate (BER) of a binary data signal stream in the presence of noise uncorrelated with the signal. For a binary data signal having two states, e.g., plus V and minus V biased around a specified reference level (REF), the circuit counts the number of instances in which the received signal deviates more than 2V from the reference level. This accumulated count gives an accurate estimate of the BER over several orders of magnitude variation of the BER. One embodiment counts just the deviations in a positive direction. This circuit functions independently of any bit pattern and can be used for on-line monitoring without decreasing the information carrying capability of the link. The time required to accumulate a statistically significant sample is the same as for a direct comparison between sent and received bits.
Apparatus for detecting the rate of error in an input binary coded data stream not including code characters of the parity check type, said apparatus comprising:
An apparatus for estimating the binary error rate on an input data stream of binary signals whose average maximum voltage, representing a binary "one," is R+V, and whose average minimum voltage, representing a binary "zero," is R-V, comprising:
A method for estimating the binary error rate of a binary coded data stream not including code characters of the parity check type, said method comprising:
Dependencies are inferred from the claim text.