Digital-to-analog converter of the pulse width modulation type

A digital-to-analog converter, comprising:

• a clock pulse generator;
• a counter of plural-bit capacity coupled to the output of said clock pulse generator for counting the output clock pulses therefrom and for producing a carry-out signal when the count contents of said counter becomes zero;
• input terminals for digital data bits provided in number corresponding to the bit capacity of said counter;
• wherein the bits of said counter are classified into two groups of a predetermined number of more significant bits and of the remaining number of less significant bits, while the digital input data bits are classified correspondingly into two groups of a predetermined number of more significant bits and of the remaining number of less significant bits;
• first comparator means coupled between said digital data input terminals for said more significant bits and said less significant bit outputs of said counter for comparing said more significant bits of said digital input data with said less significant bits of said counter thereby to produce an output signal upon coincidence being found in said comparison;
• second comparator means coupled between said digital data input terminals for said less significant bits and said more significant bit outputs of said counter for comparing said less significant bits of said digital input data with said more significant bits of said counter after either one of said less and more significant bits have been inverted, thereby to produce an output signal upon coincidence being found in said comparison;
• a first flip-flop coupled to the output of said second comparator means and said carry-out output of said counter and adapted to be set and reset by the output of said second comparator means and said carry-out output of said counter;
• third comparator means for producing an output when all of said less significant bits output from said counter are logic "1's";
• fourth comparator means for producing an output signal when all of said less significant bits output from said counter are logic "0's";
• circuit means coupled to a non-inverted output and an inverted output of said first flip-flop, and to outputs of said third and fourth comparator means for producing a logical product from said non-inverted output of said first flip-flop and the output of said third comparator means as well as a logical product from the inverted output of said first flip-flop and the output of said fourth comparator means thereby to produce an output signal of combined logical product output signals;
• a second flip-flop coupled to the outputs of said circuit means and said first comparator means and adapted to be set and reset by the outputs from said circuit means and said first comparator means, respectively, and an integrator coupled to the output of said second flip-flop to integrate said output from said second flip-flop.

A digital-to-analog converter of a pulse width modulation type including a clock pulse generator circuitry;

• a counter of a plural-bit capacity coupled to the output of said clock pulse generator circuit for counting the output clock pulses therefrom and adapted to produce a carry-out signal when the count contents of said counter becomes zero;
• input terminals for digital data bits provided in number corresponding to the bit capacity of said counter;
• a flip-flop having a set input, a reset input and an output terminal;
• and an integrator circuit connected to the output terminal of said flip-flop for integrating the output signal from said flip-flop;
• wherein the bits of said counter are classified into two groups of a predetermined number of more significant bits and of the remaining number of less significant bits, while the digital input data bits being classified correspondingly into two groups of a predetermined number of more significant bits and of the remaining number of less significant bits;
• further comprising first means coupled between said less significant bit terminals of said counter and said digital data input terminals for said more significant bits for dividing a counting cycle period of said counter into elementary sub-periods in number of 2.sup.m where m represents the number of said less significant bits at said digital data input terminals and for distributing pulses among said elementary sub-periods in dependence on the data values of said more significant bits at said digital data input terminals;
• second means coupled between the more significant bit terminals and the carry-out output terminal of said counter, and said digital data input terminals for said more significant bits for determining selectively said elementary sub-periods in which an elementary pulse has been placed and in which an additional correction elementary pulse is to be placed in dependence on data value of said less significant bits of said digital input data, thereby to place said elementary pulse in the selected ones of said elementary sub-periods;
• and preference means coupled between the outputs of said first and second means, said digital data input terminals for said more significant bits and the set and the reset inputs of said flip-flop for supplying the outputs of said first and second means to the set and reset inputs of said flip-flop, wherein said preference means is adapted to select either one of said outputs of said first and second means in dependence on the data value of said more significant bits at said digital data input terminals when both of said outputs are simultaneously produced from said first and second means thereby to supply the selected one of said outputs to said flip-flop.

A digital-to-analog converter, comprising:

• a clock pulse generator;
• a counter of a plural-bit capacity coupled to the output of said clock pulse generator for counting the output clock pulses therefrom and adapt to produce a carry-out signal when the count contents of said counter becomes zero;
• input terminals for digital data bits provided in number corresponding to the bit capacity of said counter;
• wherein the bits of said counter are classified into two groups of a predetermined number of more significant bits and of the remaining number of less significant bits, while the digital input data bits being classified correspondingly into two groups of a predetermined number of more significant bits and of the remaining number of less significant bits;
• first comparator means coupled between said digital data input terminals for said more significant bits and said less significant bit outputs of said counter for comparing said more significant bits of said digital input data with said less significant bits of said counter thereby to produce an output signal upon coincidence being found in said comparison;
• second comparator means coupled between said digital data input terminals for said less significant bits and said more significant bit outputs of said counter for comparing said less significant bits of said digital input data with said more significant bits of said counter after either one of said less and more significant bits having been inverted, thereby to produce an output signal upon coincidence being found in said comparison;
• a first flip-flop coupled to the output of said comparator means and said carry-out output of said counter and adapted to be set and reset by the output of said comparator means and said carry-out output of said counter;
• third comparator means for producing output when all of said less significant bits output from said counter are logic "1's";
• fourth comparator means for producing output signal when all of said less significant bits output from said counter are logic "0's";
• first circuit means coupled to a non-inverted output and an inverted output of said first flip-flop and outputs of said third and fourth comparator means for producing a logical product from said non-inverted output of said first flip-flop and the output of said third comparator means as well as a logical product from the inverted output of said first flip-flop and the output of said fourth comparator means thereby to produce an output signal of combined logical product output signals;
• fifth comparator means coupled to said digital data input terminals for said more significant bits for producing an output signal when said more significant bits take first predetermined values;
• sixth comparator means coupled to said digital data input terminals for said more significant bits for producing an output signal when said more significant bits take second predetermined values;
• simultaneous signal detector circuit coupled to the outputs of said fifth and sixth means for producing an output signal corresponding to a logical product of the output signals from said fifth and sixth means when both of said output signals are produced simultaneously;
• inverter means for inverting the output signal of said detector circuit;
• second circuit means coupled to the outputs of said inverter means and said first circuit means for producing a logical product of said outputs;
• third circuit means coupled to the output of said inverter means and said second circuit means for producing a logical product of said outputs;
• fourth circuit means coupled to the outputs of said fifth comparator means and said simultaneous signal detector circuit for producing a logical product of said outputs;
• fifth circuit means coupled to the outputs of said sixth comparator means and said simultaneous signal detector circuit for producing a logical product of said outputs, sixth circuit means coupled to the outputs of said second and fourth circuit means for producing a logical sum of said outputs of said second and fourth circuit means;
• seventh circuit means coupled to the outputs of said third and fifth circuit means for producing a logical sum of said outputs from said third and fifth circuit means, said logical sum signal being supplied to the reset input of said flip-flop;
• a second flip-flop coupled to the outputs of said sixth and seventh circuit means to be set and reset by said sixth and seventh circuit means;
• and an integrator circuit coupled to the output of said second flip-flop to integrete the output thereof.

A digital-to-analog converter of a pulse width modulation type comprising:

• a clock pulse generator;
• a counter of a plural-bit capacity coupled to the output of said clock pulse generator for counting the output clock pulses therefrom and adapted to produce a carry-out signal when the count contents of said counter becomes zero so that a counting cycle period is repeated, said counter having bit terminals which are classified into two groups of a predetermined number of more significant bits and of the remaining number of less significant bits;
• input terminals for the supply of digital input data bits to be converted into analog signal provided in number to correspond to the bit capacity of said counter, the digital input data bits being classified correspondingly into two groups of a predetermined number of more significant bits and of the remaining number of less significant bits;
• a flip-flop having a set input, a reset input terminal and an output terminal;
• an integrator connected to the output terminal of said flip-flop for integrating pulse widths of the output signal from said flip-flop;
• first means coupled between said less significant bit terminals of said counter and said digital data input terminals for said more significant bits for generating reset pulses at least one of which is provided in each of elementary sub-periods which are formed by the counting cycle period of said counter into 2.sup.m where m represent the number of said less significant bits of said digital data input terminals;
• and
• second means connected to the more significant and less significant bit terminals, the carry-out output terminal of said counter and said digital data input terminals for said more significant bits for generating set pulses, at least one of which is provided in each of said elementary sub-periods,
• said set and reset pulses being supplied to the set and reset input terminals of said flip-flop so as to cause generation of first kind output pulses and second kind output pulse at the output terminal of said flip-flop,
• said first kind pulses being distributed in each of said elementary sub-periods and the pulse width of each said first kind pulse being determined in dependence on the data values of said more significant bits at said digital data input terminals, and
• said second kind pulses being selectively provided to selected one or more of said elementary sub-periods for increasing by one bit the pulse width of the distributed first kind pulse in each said selected sub-period, the position of said second kind pulse being determined in dependence on data of said less significant bits of said digital input data.

A digital-to-analog converter of a pulse width modulation type comprising:

• a clock pulse generator;
• a counter of a plural-bit capacity coupled to the output of said clock pulse generator for counting the output clock pulses therefrom and adapt to produce a carry-out signal when the count contents of said counter become zero, so that counting cycle period is repeated and is classified into two groups of a predetermined number of more significant bits;
• input terminals for the supply of digital input data bits to be converted into analog signal provided in number to correspond to the bit capacity of said counter, the digital input data bits being classified correspondingly into two groups of a predetermined number of more significant bits and of the remaining number of less significant bits;
• first comparator means including first comparator coupled between said digital data input terminals for said more significant bits and said less significant bit outputs of said counter for comparing said more significant bits of said digital input data with said less significant bits of said counter thereby to produce an output signal upon coincidence being found in said comparison;
• second comparator means including second comparator coupled between said digital data input terminals for said less significant bits and said more significant bit outputs of said counter for comparing said less significant bits of said digital input data with said more significant bits of said counter after either one of said less and more significant bits having been inverted, thereby to produce an output signal upon coincidence being found in said comparison;
• a first flip-flop coupled to the output of said comparator means and said carry-out output of said counter and adapted to be set and reset by the output of said comparator means and said carry-out output of said counter;
• third comparator means for producing output when all of said less significant bits output from said counter are logic " 1's";
• fourth comparator means for producing output signal when all of said less significant bits output from said counter are logic "0's";
• logic circuit means coupled to a non-inverted output and an inverted output of said first flip-flop, outputs of said third and fourth comparator means for producing a logical product from said non-inverted output of said first flip-flop and the output of said third comparator means as well as a logical product from the inverted output of said first flip-flop and the output of said fourth comparator means thereby to produce an output signal of combined logical product output signals;
• a second flip-flop coupled to the outputs of said logic circuit means and said first comparator means and adapted to be set and reset by the outputs from said circuit means and said first comparator means, and an integrator circuitry coupled to the output of said second flip-flop to integrate said output from said second flip-flop;
• the values of the higher rank group bits of said digital input data comprising the combinations of "0" and "1".

A digital-to-analog converter of a pulse width modulation type comprising:

• a clock pulse generator for generating clock pulses;
• a digital counter having a counting capacity of n-bits where n is an integer larger than one, for operatingly counting the clock pulses supplied from said generator so as to periodically produce at an output terminal thereof a carryout pulse at every moment when count contents of said counter becomes zero due to further counting of one bit after full counting of the n-bit capacity, so that a unit counting cycle period is repeated, said counter having bit output terminals of n representing respectively of the respective bits of the counter, so that the count contents of the respective bits by the counter are output from the bit output terminals;
• signal input terminals in number of l supplied with input digital signal of l-bits to be converted into analog signal, the first m terminals of which represent the more significant first m digits of the input digital signal and the remaining (l-m) terminals of which represent the less significant (l-m) digits of the input digital signal, where l is an integer and not larger than n and m is an integer less than l and larger than one;
• a flip-flop having a set and a reset input terminals and an output terminal for operatively producing at the output terminal thereof an output pulse which commences and terminates in response to signals supplied to the set and reset input terminals, respectively;
• an integrator for integrating the output pulses supplied from the output terminal of said flip-flop supplied from the output terminal of said flip-flop so as to produce an analog signal the magnitude of which corresponds to the amount of integration of the pulse widths of the output pulses supplied from said flip-flop;
• first means for generating reset pulses to be fed to said flip-flop in such a manner that at least one reset pulse is placed in each of elementary sub-periods in number of 2.sup.m which sub-periods are formed by division of the unit counting cycle period into 2.sup.m ;
• and
• second means for generating set pulses to be fed to said flip-flop in such a manner that at least one set pulse is placed in each of said elementary sub-periods;
• the numbers and places of said set and reset pulses in the respective elementary sub-periods being varied in accordance with the value of the input digital signal so that a first and kind pulse and a second kind pulse are obtained through the flip-flop by the respective set and reset pulses in the respective sub-periods,
• the first kind pulse being commonly provided in the respective sub-periods, the pulse width thereof being varied in accordance with the value of the more significant first m digits of the input digital signal, and
• the second kind pulse having a unit pulse width for the purpose of compensating one bit and being selectively provided in the respective sub-periods in accordance with the value of the least significant last (l-m) digits of the input digital signal.

In a digital-to-analog converter of a pulse width modulation type including:

• a clock pulse generator for generating clock pulses;
• a digital counter having a counting capacity of n-bits where n is an integer larger than one, for operatingly counting the clock pulses supplied from said generator so as to periodically produce at an output terminal thereof a carryout pulse at every moment when count contents of said counter becomes zero due to further counting of one bit after full counting of the n-bit capacity, so that a unit counting cycle period is repeated, said counter having bit output terminals of n representing respectively of the respective bits of the counter, so that the count contents of the respective bits by the counter are output from the bit output terminals;
• signal input terminals in number of l supplied with input digital signal of l-bits to be converted into analog signal, the first m terminals of which represent the more significant first m digits of the input digital signal and the remaining (l-m) terminals of which represent the less significant (l-m) digits of the input digital signal, where l is an integer and not larger than n and m is an integer less than l and larger than one;
• a flip-flop having a set and a reset input terminals and an output terminal for operatively producing at the output terminal thereof an output pulse which commences and terminates in response to signals supplied to the set and reset input terminals, respectively;
• and
• an integrator for integrating the output pulses supplied from the output terminal of said flip-flop so as to produce an analog signal the magnitude of which corresponds to the amount of integration of the pulse widths of the output pulses supplied from said flip-flop;
• the improvement which comprises
• first means for generating reset pulses for said flip-flop in such a manner that at least one reset pulse is placed in each of elementary sub-periods in number of 2.sup.m which sub-periods are formed by division of the unit counting cycle period into 2.sup.m ;
• and
• second means for generating set pulses for said flip-flop in such a manner that at least one set pulse is placed in each of said elementary sub-periods,
• the numbers and places of said set and reset pulses in the respective elementary sub-periods being varied in accordance with the value of the input digital signal so that a first and kind pulse and a second kind pulse are obtained through the flip-flop by the respective set and reset pulses in the respective sub-periods,
• the first kind pulse being commonly provided in the respective sub-periods, the pulse width thereof being varied in accordance with the value of the most significant first m digits of the input digital signal, and
• the second kind pulse having a unit pulse width for the purpose of compensating one bit and being selectively provided in the respective sub-periods in accordance with the value of the least significant last (l-m) digits of the input digital signal.