Memory array with sequential row and column addressing
AssigneeFairchild Camera and Instrument Corporation
InventorJonathan J. Stinehelfer
Life of this patent
Estimating the term…
Abstract
An electronic memory comprises a plurality of memory cells arranged in an array of rows and column, row address circuitry, column address circuitry, circuitry for sensing the logic states of the cells, and circuitry for delaying addressing of a selected column until after an addressed row has achieved a voltage level suitable for the sensing circuitry to sense. By so delaying the addressing of the selected column, the time required to read information out is reduced substantially--typically by a factor of two for a 1K or 2K.times.8-bit static memory.
Claims8
A memory array comprising:
- a plurality of memory circuits arranged in rows and columns, the memory circuits in each row and each column having a common connection;
- means for addressing each of the rows selectively;
- sensing means connected to the columns;
- means for addressing each of the columns selectively;
- and
- means for delaying the addressing of a column until after an addressed row has achieved a voltage level suitable for sensing by the sensing means, the delaying means comprising means for enabling the column addressing means upon detection of completion of addressing of the addressed row and means for detecting the completion of addressing of the addressed row, the detecting means comprising a transistor having a base connected to an end of each row opposite the row addressing means, a collector connected to a source of potential, and an emitter connected to the enabling means.
An electronic static memory comprising:
- a plurality of static memory cells arranged in an array of rows and columns, each cell existing in a selected logic state of at least two stable logic states;
- means for sensing the logic states of the cells;
- means for selectively addressing each row;
- means for generating at least one enabling signal after an addressed row has reached a voltage level suitable for the sensing means to sense;
- and
- means for selectively addressing each column in response to the at least one enabling signal.
An electronic static memory having a plurality of static memory cells arranged in an array of rows and columns wherein each cell exists in a selected logic state of at least two stable logic states, means for selectively addressing each row, means for selectively addressing each column, and means for sensing the logic states of the cells, characterized in that the memory includes means for delaying addressing of a column until after an addressed row has achieved a voltage level suitable for the sensing means to sense.
Dependencies are inferred from the claim text.