Logic D flip-flop structure
AssigneeCentre Electronique Horloger S.A.
InventorChristian Piguet
Life of this patent
Estimating the term…
Abstract
A logic D flip-flop structure is disclosed which may have a dynamic, semi-dynamic or static behaviour as far as the clock signal is concerned. The structure of the invention is particularly simple in design and has a minimum number of transistors although it is insensitive to parasitic noise which might affect the control variable D and it does not involve any logical hazards. The basic structure of the invention is schematically represented in FIG. 1.
Claims11
A logic bistable D flip-flop structure capable of being realized in integrated circuit technology with complementary MOS transistors, comprising at least three logic gates each of which comprises a first group of transistors of a first conduction type and a second group of transistors of a second conduction type, these two groups of transistors being connected in series across the terminals of a voltage supply source and their common connection point forming the output node of the gate, the conduction paths of the transistors of each group being connected in series and/or in parallel with each other so that the conduction state of these transistors defines the potential at the output node of the gate, which represents the inner variable provided by this gate and may take values substantially equal to those at the two terminals of the voltage supply source, the terminal connected to the first group of transistors having a potential 1 and the terminal connected to the second group of transistors the potential 0, each transistor being controlled by an inner variable or by an external control variable such as D or H, where H is a clock signal, the said structure having a dynamic behavior at least for H=1 and comprising the following logic gates respectively indicated by the inner variable they provide, said gates being formed by transistors indicated for each group and designated by their respective control variables, the series connection of these transistors being indicated by "series":
- Gate A:
- first group:
- H
- second group:
- B series H
- Gate B:
- first group:
- H series D
- second group:
- D series A
- Gate C:
- first group:
- A
- second group:
- D series H series A,
- the transistor controlled by A in the second groups of gates B and C being preferably common to these gates and the output variable of the circuit being in the inverted form Q and being constituted by the variable C.
A logic bistable D flip-flop structure capable of being realized in integrated circuit technology with complementary MOS transistors, comprising at least four logic gates each formed by a first group of transistors of a first conduction type and a second group of transistors of a second conduction type, these two groups of transistors being connected in series across the terminals of a voltage supply source and their common connection point forming the output node of the gate, the conduction paths of the transistors of each group being connected in series and/or in parallel with each other, so that the conduction state of these transistors defines the potential at the output node of the gate, which represents the inner variable provided by this gate and may take values subtantially equal to those at the two terminals of the voltage supply source, the terminal connected to the first group of transistors having a potential 1 and the terminal connected to the second group of transistors having the potential 0, each transistor being controlled by an inner variable or by an outer control variable such as D or H, where H is a clock signal, the said structure having a static behaviour at least for H=1 and comprising the following logic gates respectively indicated by the inner variable they provide and comprising transistors indicated for each group and designated by their respective control variables, the connection of the conduction paths of these transistors being indicated in each group by "series" or "parallel", and an assembly indicated between brackets being considered as a whole:
- Gate A:
- first group:
- H parallel B
- second group:
- B series H
- Gate B:
- first group:
- (H series D) parallel A
- second group (E series H) parallel (D series A)
- Gate C:
- first group:
- A
- second group:
- E series H
- Gate E:
- first group:
- B
- second group:
- B,
- the transistor controlled by H in the second groups of gates A and B being preferably common to these gates and the output variable of the circuit being in the inverted form Q and being formed by the variable C.
Dependencies are inferred from the claim text.