US 4,227,054 AGranted

Digital constant-percent break pulse corrector

AssigneeBell Telephone Laboratories, Incorporated

InventorJohn L. Gilmer

Life of this patent

Estimating the term…

Loading patent…

Abstract

Constant-percent break pulse correctors ensure that the break interval of a dial pulse signal subsists for a substantially constant percentage of the total dial pulse interval, i.e., break interval plus make interval. The pulse corrector also delays via an operate timer and a release timer initiation of pulse correction cycles and other supervisory functions. Erroneous generation of corrected output dial pulses is effectively eliminated by completely isolating the release timer from the pulse corrector and by controlling the operate timer to generate a single narrow output pulse for initiating only one pulse correction cycle during each valid operate interval. The pulse corrector employs a control arrangement in conjunction with a counter to initiate a pulse correction cycle upon detection of a valid operate interval. Detection of a valid operate interval by the counter reaching a first maximum count also causes the counter to be set to a second count lower than the first maximum count and to be inhibited from counting up until the counter reaches a prescribed initial count. The time interval required to reach the prescribed initial count from the second count is sufficiently long to prevent initiation of erroneous pulse correction cycles in response to noise. The pulse corrector is capable of detecting dial pulses having a predetermined make interval.

Claims8

Dependent claims

A constant-percent break pulse corrector (FIGS. 1 and 2) of the type including a source (17) of first clock pulses having a predetermined first frequency selected in relationship to a minimum incoming pulse rate, a source (17) of second clock pulses having a predetermined second frequency selected in relationship to a maximum incoming pulse rate, an operate timer (10) including an up/down counter (30) for generating a first output in response to reception of an incoming pulse for more than a prescribed interval, a make timer (44, 45, 50, 51) including a first digital counter (44) and being jointly responsive to the first output and the first clock pulses for generating a second output at the termination of a predetermined counting cycle, a break timer (43, 46, 47, 48, 49, 52) including a second digital counter (43) for generating a third output upon termination of a predetermined counting cycle, means (20, 40, 41, 46, 47, 48) for initially supplying in response to said second output the first clock pulses to the second digital counter (43) and subsequently in response to the first output (PC) supplying the second clock pulses to the second counter (43) for an interval terminated by generation of the third output, and means (41) responsive to the second and third outputs for generating an output pulse chain (MAKE), characterized by

control means (33 through 38) in circuit with the operate timer (10) up/down counter (30) for controllably changing the count of the up/down counter (30) from a first maximum count to a second count in response to the first output and for subsequently controllably changing the count attainable of the operate timer (10) up/down counter (30) to the first maximum count upon the up/down counter (30) reaching a prescribed count state thereby inhibiting generation of subsequent ones of said first outputs (PC) until after the prescribed count state of the up/down counter (30) is attained.

Dependencies are inferred from the claim text.