Bidirectional data communication system
AssigneePioneer Electronic Corporation
InventorKenji Yashiro
Life of this patent
Estimating the term…
Abstract
A bidirectional data communications system having many remote terminals operating with a central unit includes means at each terminal for reproducing a clock from the incoming data. Upstream data from the terminals to the central unit is transmitted at the same frequency as the incoming data using the reproduced clock from the downstream transmission. At the central unit, the incoming data from each terminal is of arbitrary phase, but must be extracted without delay from the upstream transmission for data processing purposes. A clock signal substantially resynchronized with the data stream is provided by detecting the initial presence of data, and timing the frequency division of a higher frequency original clock so that the phase and frequency of the data match the clock requirements at the central unit.
Claims8
A bidirectional data communication system which comprises:
- a head end unit including a central processing unit (CPU) for processing data to provide data signals, a clock signal generating circuit for generating original clock signals, a transmitting circuit for feeding out the data signals from the central processing unit as downstream data signals to a downstream channel using the original clock signals from the clock signal generating circuit, a phase compensating circuit coupled to receive the original clock signals and upstream data signals from a terminal unit, the original clock signals having a frequency that is a multiple of the frequency of the downstream data rate, and the phase compensating circuit including controllable frequency divider means coupled to receive the original clock signals, and means responsive to the upstream data signals for resetting the frequency divider means in accordance with the phase of the upstream data for compensating the original clock signals so as to provide phase compensated clock signals corresponding in phase to upstream clock signals contained in upstream data signals from a terminal unit, and a data reproducing circuit for reproducing upstream data signals from a terminal, said data reproducing circuit being responsive to the phase compensated clock signals from the phase compensating circuit for providing data outputs to the central processing unit that may be processed in the central processing unit despite timing variations in the upstream clock signals;
- and
- a number of terminal units each including a clock signal reproducing circuit for reproducing only the received original clock signals contained in the downstream signal from the head end unit, a data reproducing circuit for reproducing downstream data signals using the reproduced clock signal output of the clock signal reproducing circuit, a data processing unit for processing the output of the data reproducing circuit and providing upstream data signals to be fed out to the head end unit, and a transmitting circuit coupled to the data processing unit and clock signal reproducing circuit for transmitting the upstream data signals from the data processing unit to the head end unit containing the reproduced upstream clock signals from the clock signal reproducing circuit.
A bidirectional data communications system with a central unit and a number of terminals, and with downstream and upstream data transmitted between the central unit and the terminals including:
- means at the central unit for transmitting downstream data containing self-clocking transitions;
- means at each terminal for transmitting upstream data in response to and in synchronism with the self-clocking transition in the downstream data;
- clock means at the central unit for generating original clock pulses having a frequency that is a multiple of the data rate at the central unit;
- controllable frequency divider means responsive to the original clock pulses for reducing the frequency to that of the central unit data rate;
- means responsive to the upstream data for resetting said controllable frequency divider means in accordance with the phase of the upstream data;
- and
- data reproducing means responsive to the reduced frequency output of the controllable frequency divider means and to the upstream data for providing signals that are compensated in timing for the timing variations in the upstream signals.
Dependencies are inferred from the claim text.