Method for fabrication vertical NPN and PNP structures utilizing ion-implantation
AssigneeInternational Business Machines Corporation
InventorsNarasipur G. Anantha, Harsaran S. Bhatia, James L. Walsh
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsNarasipur G. Anantha, Harsaran S. Bhatia, James L. Walsh
Estimating the term…
A method is given for fabricating vertical NPN and PNP structures on the same semiconductor body. The method involves providing a monocrystalline semiconductor substrate having regions of monocrystalline silicon isolated from one another by isolation regions. Buried regions are formed overlapping the juncture of the substrate and epitaxial layer and are located in at least one of the regions of isolated monocrystalline silicon. The P base region in the NPN designated regions and a P reach-through in the PNP designated regions are formed simultaneously. The emitter region in the NPN regions and base contact region in the PNP regions are then formed simultaneously. The P emitter region in the PNP regions is then implanted by suitable ion implantation techniques. A Schottky Barrier collector contact in the PNP regions are formed. Electrical contacts are then made to the PNP and NPN transistor elements. A PNP device may be fabricated without the formation of an NPN device if it is so desired.
Method for fabricating vertical NPN and PNP structures on the same semiconductor body comprising:
Method for fabricating vertical PNP structure on a semiconductor body comprising:
Dependencies are inferred from the claim text.