Video processor providing sync stripping and reinsertion
OwnerMike A. Jankoinventor
Life of this patent
Estimating the term…
Abstract
A video processor for processing a video input signal provided by a skip-field video tape playback assembly, the video processor stripping the vertical sync pulses from the video input signal, generating interlaced video sync pulses, and adding the interlaced vertical sync pulses to the stripped video input signal to provide a video output signal having interlaced vertical sync pulses. Additional apparatus is disclosed to replace the horizontal sync pulses, the horizontal and vertical blanking pulses and the color bursts of the video input signal.
Claims5
A video processor for processing a video input signal provided by a skip-field video tape playback assembly and providing a video output signal having interlaced vertical sync signals, the processor comprising:
- a video processing circuit connected to the skip-field video tape playback assembly, the video processing circuit receiving the video input signal and interlaced vertical sync pulses, and replacing the vertical sync pulses of the received video input signal with the received interlaced vertical sync pulses to provide the video output signal having interlaced vertical sync pulses;
- and
- a sync generator connected to the skip-field video tape playback assembly and to the video processing circuit, the sync generator receiving the video input signal, detecting the vertical sync pulses of the received video input signal and providing the interlaced vertical sync pulses in response to detecting the vertical sync pulses of the received video input signal.
A video processor for processing a video input signal provided by a skip-field video tape playback assembly and providing a video output signal having interlaced vertical sync signals, the video processor comprising:
- a video processing circuit connected to the skip-field video tape playback assembly, the video processing circuit receiving the video input signal and interlaced vertical sync pulses, and replacing the vertical sync pulses of the received video input signal with the received interlaced vertical sync pulses to provide the video output signal having interlaced vertical sync pulses, comprising:
- a sync stripper connected to the skip-field video tape playback assembly, the sync stripper receiving the video input signal and stripping the vertical sync pulses from the received video input signal to provide a stripped video signal;
- and
- a sync adder connected to the sync stripper, the sync adder receiving the stripped video signal and interlaced vertical sync pulses, and adding the received interlaced vertical sync pulses to the received stripped video signals to provide a video output signal having interlaced vertical sync pulses;
- and
- a sync generator connected to the skip-field video tape playback assembly and to the video processing circuit, the sync generator receiving the video input signal, detecting the vertical sync pulses of the received video input signal and providing the interlaced vertical sync pulses in response to detecting the vertical sync pulses of the received video input signal, comprising:
- a sync separator connected to the skip-field video tape playback assembly, the sync separator receiving the video input signal, detecting the vertical sync pulses of the received video input signal, and providing a vertical sync signal in response to detecting the vertical sync pulses of the received video input signal;
- a vertical locked oscillator connected to the sync separator, the vertical locked oscillator receiving the vertical sync signal and providing an output signal in phase with the received vertical sync signal;
- and
- a vertical sync generator connected to the vertical locked oscillator and to the sync adder, the vertical sync generator receiving the vertical locked oscillator output signal and providing the interlaced vertical sync pulses in response to receiving the vertical locked oscillator output signal.
Dependencies are inferred from the claim text.