Semiconductor memory devices
AssigneeInternational Business Machines Corporation
InventorsLeroy Ligong Chang, Leo Esaki, George Anthony Sai-Halasz
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsLeroy Ligong Chang, Leo Esaki, George Anthony Sai-Halasz
Estimating the term…
A semiconductor memory (storage) device is provided using layered semiconductor structures which produce spatially separate electron and hole wells. The state of the device depends upon whether or not charge carriers (electrons and holes) are confined in these wells. Thus, the device has a first state exhibiting one conductance or capacitance when the wells do not have charge carriers in them, and a second state (different conductance or capacitance) when charge carriers are confined in the potential wells. The lifetime of the state in which carriers are confined in the wells depends upon the amount of time required for electron-hole recombination and is expected to be very long since the electrons and holes are spatially separated. A preferred embodiment utilizes a layered heterostructure formed in the space charge region of a p-n junction. Electrons and holes are generated in the potential wells using either electrical injection or incident light, while reading is accomplished by measuring conductance or capacitance. Erasure of the device state is achieved by a reverse electrical bias which removes the electrons and holes from confinement in the potential wells. Confinement of electrons and holes in three dimensions is also achieved.
A semiconductor storage device, comprising:
A semiconductor memory device, comprising:
A semiconductor storage device, comprising:
A semiconductor storage device, comprising:
A semiconductor storage device, comprising:
A semiconductor storage device, comprising:
Dependencies are inferred from the claim text.