Electrically variable impedance circuits
AssigneeDolby Laboratories, Inc.
InventorKenneth James Gundry
Life of this patent
Estimating the term…
Abstract
In a known variable impedance circuit with the variable impedance established across junctions of transistors connected in two branches between a control current source, for variably forward-biasing the junctions, and an equalizing circuit for equalizing the currents in the branches, the balance of the circuit is upset when an amplifier connected to one branch draws input bias current therefrom. This problem is overcome by a transistor connected to the other branch to draw a matching current from the second branch. Transistors may be connected to both branches to increase the currents in the equalizing circuit and thereby improve the operation thereof when the control current is reduced to a low value for obtaining a high impedance.
Claims5
An electrically variable impedance circuit comprising first and second circuit branches having a point common thereto, a source of a variable control current feeding said first and second circuit branches in parallel, a circuit connected to said two branches and tending to equalize the currents in said two branches, each branch including at least one threeterminal semiconductor device having first, second and further terminals and connected in the branch by way of said first and second terminals, said further termials of said devices being interconnected via junctions of the two semiconductor devices and said point common to said two branches, said junctions being connected back to back and variably forward biased by said control current to provide a controlled impedance between a first one of said further terminals corresponding to the first branch and serving as a voltage reference and the second one of said further terminals corresponding to said second branch serving as an input terminal, and the improvement comprising a first further semiconductor device connected to said first branch to pass a predetermined current establishing an offset between the current in that branch as determined by said current equalizing circuit and the current passing between said first and second terminals of said semiconductor device in said first branch.
Dependencies are inferred from the claim text.