Dual gate MNOS transistor
AssigneeWestinghouse Electric Corp.
InventorRobert C. Gallagher
Life of this patent
Estimating the term…
Abstract
A dual gate MNOS memory transistor is disclosed. The transistor includes drain and source regions of a first conductivity type formed in a substrate of a second conductivity type. The region of the substrate between the drain and source regions forms the channel of the transistor. First and second insulating layers forming a charged trapping structure overlie the channel region. A first gate having a width less than the width of the channel overlies the central portion of the channel region. A second gate, insulated from the first gate, overlies the first gate and the remainder of the channel region. The threshold voltage of the transistor is shifted by selectively biasing the gates and the substrate. High and low threshold voltage states are used to represent the two values of a digital signal.
Claims8
An MNOS memory transistor, comprising in combination:
- a. a semiconductor substrate of a first conductivity type having first and second regions of a second conductivity type therein, said first and second regions extending to a common surface of said substrate to form a drain, a source and a channel therebetween;
- b. at least a first insulating structure including a substantially uniform layer disposed on said common surface overlying and substantially coextensive with said channel, said uniform layer being operative at times to trap charges;
- c. a first electrically conductive layer disposed on and overlying only a portion of said insulating structure and said channel inwardly of the inner edges of the source and drain to form a first gate;
- d. a second electrically conductive layer overlying substantially the remaining portions of said insulating structure and the portions of said channel outwardly of the first gate to form a second gate;
- and
- e. means for applying electrical signals to said first and second regions of opposite conductivity types, said substrate, and said first and second gates, said means being operative to cause said uniform layer to trap charges in response to predetermined electrical signals applied to the first and second gate and substrate.
Dependencies are inferred from the claim text.