Plasma etching process
AssigneeData General Corporation
InventorsArjun N. Saxena, Courtney Hart
Life of this patent
Estimating the term…
Abstract
An improved plasma etching process. There is disclosed apparatus and method (or process) for etching patterns in metal films deposited on a semiconductor wafer. This improved process is particularly useful in the fabrication of certain semiconductor devices, such as MOS and bipolar integrated circuits and Schottky transistors (semiconductor/metal interfaces) which employ contact "fingers". The fingers are constructed from layers of metal, such as aluminum, tungsten, and titanium with aluminum being the outermost layer.
Claims7
An improved process for plasma etching of patterns in metal films, which process inhibits the build-up of space charge effects otherwise created by interactions between said plasma and the outermost one of said metal films, said process comprising the following steps in the order named:
- a. producing an oxidized semiconductor wafer with layers of said metal films deposited thereon, the outermost one of said layers being aluminum;
- b. applying photoresist to predetermined areas on the exposed surface of said aluminum layer to obtain a photoresisted wafer;
- c. removing other than said predetermined areas of said aluminum layer by subjecting said photoresisted wafer to a photolithographic and chemical etching process to obtain a chemically treated photoresisted wafer which exposes portions of the surface of the otherwise contiguous next metal layer lying directly beneath said other than said predetermined areas;
- d. subjecting said chemically treated photo-resisted wafer to a CF.sub.4 plasma to obtain a plasma-treated wafer from which said portions of the remaining of said layers of said metal films are removed thereby;
- and
- e. removing said photoresist to obtain said plasma treated wafer having an exposed aluminum surface.
A process for plasma etching a semiconductor wafer having metallic layers deposited thereon, which process inhibits the build-up of space charge effects otherwise created by interactions between said plasma and the outermost one of said metallic layers, said process comprising the steps of:
- a. first, insulating a portion of the outermost of said layers from etching effects of said plasma in order to reduce interference by atomic effects of said outermost of said layers with said etching effects;
- b. second, subjecting said wafer to said etching effects and removing said wafer therefrom after a predetermined etching result has been obtained;
- and
- c. third, removing insulation applied in said insulating step thereby exposing said portion of said outermost of said layers, along with said obtained etching result.
Dependencies are inferred from the claim text.