US 4,056,778 AGranted

Digital tachometer

AssigneeSocieta di Elettronica per l'Automazione - SEPA S.p.A.

InventorGaspare Randazzo

Life of this patent

Estimating the term…

Loading patent…

Abstract

A digital tachometer which can operate to count the revolutions of any rotating device for which an electrical signal the frequency of which is related to the speed of rotation can be obtained is disclosed. The tachometer includes means for `normalizing` the input signal to provide a pulsed signal having a predetermined relationship with the speed of rotation, main counting means for counting the pulses, and means for displaying the accumulated count. The counters are controlled by logic circuits to count for a predetermined counting interval and the digital display is updated at the end of each counting interval. In addition to the main counting means there are provided interpolation means for generating a signal representing the number of revolutions performed by the device under test in the interval between each successive pulse of the "normalized" signal, to improve the accuracy of the tachometer. Further logic circuits are provided for controlling the main counters and the display to operate as an elapsed time chronometer.

Claims8

Dependent claims

A digital tachometer for determining and displaying the speed of rotation of a rotating device by counting pulses derived from an electrical sensor signal produced by a sensor sensitive to the speed of rotation of the device, the frequency of said sensor signal being a function of the speed of rotation of the device, comprisings:

means for deriving from said sensor signal a first electrical signal in the form of a train of pulses the pulse repetition frequency of which is variable and directly related by a predetermined scale factor to the instantaneous frequency of said sensor signal,
main counting means,
means feeding said first signal to said main counting means,
processing means,
means feeling said processing means with said first signal, said processing means operating to produce a second signal in the form of a train of pulses the frequency of which is related to said first signal is such a way that in any interval between two successive pulses of said first signal the frequency of said second signal is that frequency at which a predetermined given number of pulses equal to said scale factor would occur in the immediately preceding interval between two successive pulses of said first signal,
interpolation means,
means feeding said interpolation means with said second signal, said interpolation means operating to count the pulses of said second signal,
a time base circuit which generates a signal controlling the operation of said main counting means whereby to define successive counting intervals during which said main counting means count the pulses of said first signal,
memory means,
means feeding said memory means with a signal representing the content of said main counting means accumulated during the last complete counting interval together with the content of said interpolation means accumulated between the last pulse of said first signal and the end of said counting interval, and
display means operating to display the content of said memory means,
said processing means comprising:
first and second counters,
means feeding said first and second counters with respective counting signal, the frequency of the signal fed to said first counter being greater than the frequency of the signal fed to said second counter by a factor equal to the said scale factor,
a memory device,
means feeding the output of said second counter to said memory device under the control of said first signal whereby the count accumulated in said second counter between two successive pulses of said first signal is stored in said memory device until the occurrence of the next pulse of said first signal, and
comparator means operating to compare the contents of said memory device with the contents accumulated at any time in said first counter and to produce at the output thereof a pulse of said second signal each time the count of said first counter is the same as the count stored in said memory device.

14 more elements

means for deriving from said sensor signal a first electrical signal in the form of a train of pulses the pulse repetition frequency of which is variable and directly related by a predetermined scale factor to the instantaneous frequency of said sensor signal,
main counting means,
means feeding said first signal to said main counting means,
processing means,
means feeding said processing means with said first signal, said processing means operating to produce a second signal in the form of a train of pulses the frequency of which is related to said first signal in such a way that in any interval between two successive pulses of said first signal the frequency of said second signal is that frequency at which a predetermined given number of pulses equal to said scale factor would occur in the immediately preceding interval between two successive pulses of said first signal,
interpolation means,
means feeding said interpolation means with said second signal, said interpolation means operating to count the pulses of said second signal,
a time base circuit which generates a signal controlling the operation of said main counting means whereby to define successive counting intervals during which said main counting means count the pulses of said first signal,
memory means,
means feeding said memory means with a signal representing the content of said main counting means accumulated during the last complete counting interval together with the content of said interpolation means accumulated between the last pulse of said first signal and the end of said counting interval,
display means operating to display the content of said memory means,
a logic control gate,
means feeding said logic control gate with a control signal synchronized with said first signal but in advance thereof by a predetermined amount, and
means feeding to said logic control gate said signal generated by said time base circuit which terminates said counting interval, said logic control gate acting to pass to said time base circuit a control signal to start the next counting interval upon the arrival of the subsequent said control signal.

11 more elements

means for deriving from said sensor signal a first electrical signal in the form of a train of pulses the repetition frequency of which is variable and directly related by a predetermined scale factor to the instantaneous frequency of said sensor signal,
main counting means,
means feeding said first signal to said main counting means,
processing means,
means feeding said processing means with said first signal, said processing means operating to produce a second signal in the form of a train of pulses the frequency of which is related to said first signal in such a way that in any interval between two successive pulses of said first signal the frequency of said second signal is that frequency at which a predetermined given number of pulses equal to said scale factor would occur in the immediately preceding interval between two successive pulses of said first signal,
interpolation means,
means feeding said interpolation means with said second signal, said interpolation means operating to count the pulses of said second signal,
a time base circuit which generates a signal controlling the operation of said main counting means whereby to define successive counting intervals during which said main counting means count the pulses of said first signal,
memory means,
means feeding said memory means with a signal representing the content of said main counting means accumulated during the last complete counting interval together with the content of said interpolation means accumulated between the last pulse of said first signal and the end of said counting interval,
display means operating to display the content of said memory means,
means for presenting on said display means a display of elapsed time, said means comprising:
a chronometer logic circuit, and
means feeding said chronometer logic circuit with a least one constant frequency signal from said time base circuit,
said chronometer logic circuit having outputs connected to said main counting means and to said memory means and operating to feed said constant frequency signal to said main counting means and a control signal to control said memory means is continually updated with the information in said counting means and transfer this information immediately to said display means.

12 more elements

Dependencies are inferred from the claim text.