US 4,053,947 AGranted

Method and apparatus for executing sequential data processing instructions in function units of a computer

AssigneeTelefonaktiebolaget L M Ericsson

InventorsKarl-Johan Werner Carlsson, Erik Ivar Sjoqvist

Life of this patent

Estimating the term…

Loading patent…

Abstract

In a computer which includes function units interconnected by a bus system there is a first type of instruction which selects one function unit and orders the performance of an internal function and a second type of instruction which selects two function units for the interchange of data through the bus system and orders the data receiving function unit to perform an internal function using the transferred data. The execution period of the second instruction type has a first part during which the first function unit is ordered to transmit data, a second part during which the data are transferred to the bus system and a third part during which the other function unit receives the transferred data. The design of the bus system makes possible the simultaneous performance of the second and third parts. The instructions are successively obtained by a fixed-cycle reading of an instruction memory and are transferred therefrom through the bus system to the function units. The execution period for an instruction of the first type and for the first part of an execution period part of the second type, respectively, are finished during the read phase of that instruction. The simultaneous performance of the second and third part of an execution period for an instruction of the second type are finished during the read phase of the following instruction.

Claims3

Dependent claims

In a computer system having means for generating timing pulses which determine sequentially occurring instruction-read phases of equal duration, an instruction memory for storing instructions containing function-unit addresses and function-unit orders, said instruction memory being provided with means for sequentially reading instructions during successive read phases, a plurality of addressed function units for performing functions in accordance with received function-unit orders, said function units including means for receiving and transmitting data, and a bus system for transferring the function-unit addresses and orders from the instruction memory to the function units and for transferring data between the function units, the instructions being of two types, the first type having the steps of selecting by means of the function-unit address part of the instruction one of said function units and to order the performance of a function as determined by a function-unit order part of the instruction, and the second type of instruction including steps of selecting two of said function units by means of two addresses in the function-unit address part of the instruction, to transfer data between the two selected function units through the bus system and to order the function unit which receives data to use the received data in the performance of a function determined by the function-unit order parts of the instruction, the execution period of the second type of instruction being divided into a first part during which one of the two addressed function units is ordered to transmit data, a second part during which actual data are transferred from said one of the function units to the bus system and a third part during which the other of the two function units receives the data from the bus system and performs the required function thereupon,

an improved method for decreasing the operating time for performing a mixed sequence of instructions of the first and second type for said system comprising the steps of performing an instruction of said first type during a said read phase associated therewith and performing an instruction of the second type during two of said read phases wherein the first part of said instruction of the second type is performed during the first read phase associated with said instruction of the second type and the second and third parts of said instruction of the second type are performed during the second of said read phases associated therewith.

In a computer having means for generating timing pulses (CG) which determine sequentially occurring instruction-read phases, an instruction memory (IM) for storing instructions containing function-unit addresses and function-unit orders, said instruction memory being provided with means for sequentially reading instructions during successive read phases, a plurality of addressed function units each including a device for processing data for performing functions in accordance with received function-unit orders, said function units including means for receiving and transmitting data and a bus system (AB1, AB2, DB) for transferring the function-unit addresses and orders from the instruction memory to the function units and for transferring data between the function units,

the improvement comprising in each function unit at least one data storage means (DR) connected between the associated device for processing data (L) and the bus system (DB) for storing data received from said device before transfer to the bus system or for storing data received from the data bus system before transfer to said device, control means for initiating functions (E1, E2) by said device, a first address decoder means (ADEC1) connected to said bus system (AB1) for emitting a first signal during an instruction-read phase when the bus system is carrying the address of the function unit, a second address decoder means (ADEC2) connected to said bus system (AB2) for emitting a second signal during said instruction-read phase when the bus system is carrying the address of the function unit, an order decoder means (ODEC) for emitting one of a plurality of control signals in accordance with the order present on the bus system, function gating means (G1) connected to said first address decoder means and said order decoder means for energizing said control means to activate said control means to initiate the function specified by the order then present on the bus system in response to said first signal and said one of the plurality of control signals, delayed gating means (G2, G3, SR1 and RG) connected to said order decoder means (ODEC) and said first address decoder means (ADEC1) for permitting the transfer of data from said storage means to said bus system during a first part of a read phase subsequent said read phase wherein said first signal by said first address decoder means was emitted, and second delayed gating means (G4, SR2 and WG) connected to said second address decoder means (ADEC2) for permitting the transfer of said data from the bus system (DB) to said data storage means (DR) during a second part of said subsequent read phase of said second signal by said second address decoder means.

Dependencies are inferred from the claim text.