General purpose pole-zero single amplifier active filter
OwnerAlbert D. Edgarinventor
Life of this patent
Estimating the term…
Abstract
The active filter circuit form of this invention is capable of realizing any general order linear transfer function, as for example, an all pass time delay or an elliptic function. There is no inductive element and only one operational amplifier which is directly output, eliminating problems with internal volume scaling or output impedance matching. A specific example realizes a single amplifier all pass delay with 8 complex roots.
Claims11
An active resistance-capacitance filter circuit comprising:
- input and ground terminals;
- an operational amplifier having an output and positive and negative inputs;
- and
- first and second resistance-capacitance networks each connected to the respective positive and negative inputs of the operational amplifier and each consisting of plural series-connected capacitors and interstitially parallel-connected resistors wherein the extremity terminals of each resistor and finally connected capacitor constitute a port, and wherein selected ports are selectively connectable to input and ground terminals and the operational amplifier output to provide a desired linear transfer function at the output of said operational amplifier.
An active resistance-capacitance filter circuit comprising:
- an operational amplifier having an output and positive and negative inputs;
- a first network consisting of a first resistance connected in parallel with series-connected first and second capacitors, said first network being connected between the amplifier output and negative input;
- a circuit input terminal;
- a second resistance connected between said circuit input terminal and the connection of said first and second capacitors;
- a second network consisting of a third resistance connected in parallel with series-connected third and fourth capacitors, said second network being connected between the circuit input terminal and positive input;
- and
- a fourth resistance connected between circuit common and the connection of said third and fourth capacitors.
An active filter circuit comprising:
- signal output and ground terminals;
- an operational amplifier having an output and positive and negative inputs;
- a resistance-capacitance network connected to the negative input of the operational amplifier consisting of a plurality of at least three series-connected capacitors and interstitially connected resistors wherein the extremity terminals of each resistor and finally connected capacitor constitute a port;
- and
- a voltage divider connected between signal input and ground, outputting to the positive input of the operational amplifier, wherein selected ports are selectively connectable to input and ground terminals and the operational amplifier output to provide a desired linear transfer function at the output of said operational amplifier.
A method of generating linear transfer functions utilizing a single operational amplifier having an output and positive and negative inputs, comprising:
- connecting first and second R-C networks to respective positive and negative inputs, each network consisting of plural series-connected capacitors and interstitially parallel-connected resistors with the extremity terminals of each resistor and the finally connected capacitor of each network constituting a port;
- and
- selectively interconnecting ports between amplifier output, ground and one or more signal inputs to synthesize a selected one of a plurality of linear transfer functions.
A fourth order all pass unity gain delay circuit, comprising:
- an operational amplifier having positive and negative inputs and an output;
- a circuit input connected through a first resistance to the operational amplifier positive input;
- first, second, third and fourth series-connected capacitances connected between the circuit input and the operational amplifier positive input;
- a second resistance connected between common and the first and second capacitance junction;
- a third resistance connected between the circuit input and the second and third capacitance junction;
- a fourth resistance connected between common and the third and fourth capacitance junction;
- a fifth resistance connected between the operational amplfier output and the third and fourth capacitance junction;
- fifth, sixth, seventh and eighth series-connected capacitances connected between the operational amplifier output and negative input;
- a sixth resistance connected between circuit input and the fifth and sixth capacitance junction;
- a seventh resistance connected between the operational amplifier output and the fifth and sixth capacitance junctions;
- an eight resistance connected between common and the sixth and seventh capacitance junction;
- a ninth resistance connected between the operational amplifier output and the sixth and seventh capacitance junction;
- a tenth resistance connected between the circuit input and the seventh and eight capacitance junction;
- and
- an eleventh resistance connected between the operational amplifier output and negative input.
Dependencies are inferred from the claim text.