Conductor patterned substrate providing stress release during direct attachment of integrated circuit chips
AssigneeAMP Incorporated
InventorRichard Henry Zimmerman
Life of this patent
Estimating the term…
Loading patent…
AssigneeAMP Incorporated
InventorRichard Henry Zimmerman
Estimating the term…
An improved conductor patterned substrate assembly is disclosed which permits direct attachment of integrated circuit chips to a metallized array while preventing stress buildup due to thermal cycling and/or bonding temperatures. A circuit is formed on a flexible substrate of insulative material which is suitable for withstanding solder, thermal compression bonding, or eutectic die attachment temperatures. The circuit includes a fine line pattern of leads extending up to the edge of a hole in the substrate substantially centered within the pattern of the integrated circuit pad dimensions. The subject assembly can thus be used face down bonding of integrated circuit chips which have bump metallization on the contact pads thereof. Thermal distortion of the substrate during bonding is minimized by the central hole thus preventing undue stresses from being applied to the chip bonds by the substrate. The assembly also provides for full support for the conductor leads throughout their entire length, in order to maintain dimensional and spacial stability especially for bonding larger multi-pad chips.
A circuit pattern for direct attachment to at least one semiconductor device, such as an integrated circuit chip having a plurality of terminals fixed thereon and arranged in a predetermined pattern upon one side of the chip, comprising:
A process for fabricating a patterned circuit for direct attachment to semiconductor devices, such as integrated circuit chips comprising:
A lead frame for direct attachment to at least one semiconductor device, such as an integrated circuit chip having a plurality of terminals arranged in a predetermined pattern upon one face thereof, comprising:
A process for fabricating a lead frame for direct attachment to semiconductor device, such as integrated circuit chips having a plurality of terminals fixed thereon in a predetermined pattern comprising the steps of:
A circuit pattern for direct attachment to at least one semiconductor device, such as an integrated circuit chip having a plurality of terminals fixed thereon and arranged in a predetermined pattern upon one side of the chip comprising:
Dependencies are inferred from the claim text.