US 4,047,244 AGranted

Microprogrammed data processing system

AssigneeInternational Business Machines Corporation

InventorsKarl-Friedrich Finkemeyer, Kuno M. Roehr, Guenther Sonntag

Life of this patent

Estimating the term…

Loading patent…

Abstract

Storage hierarchy comprising a main store with user and program data (L), a control store with micro code (C), and a processor buffer store which is commonly used for both data types (L & C). With no restrictions imposed, allocation of buffer space for L and C type data is self-adapting, since the address and replacement array are used jointly for both types of data. Alternatively, to reserve at least a minimum amount of buffer space for L and C type blocks, respectively, one or two space limit values may be defined and adhered to each time buffer block space is allocated anew. Thus the buffer space may be shared by the two types of data either in a fully overlapping (no space limit values), in a partly overlapping (two space limit values) or in a non-overlapping manner (one space limit value).

Claims9

Dependent claims

A microprogrammed data processing system including a processor said system having a first main storage device for storing user data and micro instructions defined as L data and a second main storage device for storing micro instructions defined as C data the improvement comprising:

a. a buffer storage device having data storage space less than either said L information main store and C information main store and commonly connected between each of said main stores and the processor;
b. a buffer address array for storing block addresses of the data available in the buffer store each block address including an L or C indicator dependent on whether the related stored data is L or C data;
c. an address register for receiving address signal representations from said processor of the data item required by said processor, each address signal including a representation of the block of data desired, an associated L/C representation indicating whether the block is L or C data, and area address portions;
d. means responsive to said address register representation for interogating said buffer address array to determine if the block address of data specified in the address register is in the buffer store and for generating a HIT signal if the block address is present or a MISS signal if the matching block address is not present in the buffer array, and also generating a coded block signal representation;
e. buffer store address means responsive to a HIT signal, said area address portions in said address register and said coded block signal representable for reading the corresponding L or C buffer storage data item out to a buffer data register for utilization by said data processor;
f. a replacement array storing indications of the sequence in which data in said buffer array are to be replaced;
g. and control logic responsive to said MISS signal indicating the desired data item is not in said buffer store for transferring the desired data item resident in said L or C main storage to an available storage slot in said buffer store as determined by said replacement array for utilization by said buffer and further inserting block address data of said transferred data item into said buffer address array to indicate that said data is now resident in the buffer store and available for future access.

4 more elements

A microprogrammed data processing system including a processor, said system having a first main storage device for storing user data and micro instructions defined as L data and a second main storage device for storing micro instructions defined as C data, the improvement comprising:

a. a buffer storage device having data storage space less than either said L information main store and C information main store and commonly connected between each of said main stores and the processor, said buffer being organized in N columns and M rows;
b. a buffer address array for storing block addresses of the data available in the buffer store each block address including an L or C indicator dependent on whether the related stored data is L or C data, said array being similarly organized to said buffer in N columns and M rows, with a block address and L/C indicator being stored in each column of each row;
c. a replacement array also organized in N columns and M rows and storing in each column of each row the number of a column of the buffer address array, the numbers being stored from right to left in the columns of said replacement array in accordance with a predetermined replacement algorithm, with the number of the least recently accessed column of the buffer array said number being stored in the leftmost column store of said replacement array, the common organization of said buffer storage, buffer address array, and replacement array in N columns and M rows providing N way associativity therebetween;
d. an address register for receiving address signal representations from said processor of the data items required by said processor, each address signal including a block address section, a L/C indicator, and a data area representation;
e. means responsive to an area address respresentation in said address register for selecting a corresponding row of each said buffer address array, buffer store and replacement array;
f. a comparer means for comparing each block address and L/C indicator represented in each column of the selected row of said buffer array to the desired block address from said address register, said comparer generating a HIT signal if a desired match is obtained and a column indication signal of the column in said buffer array which generated the HIT signal;
g. means responsive to said column indication signal for selecting the related column of said buffer storage device to read out the data at the intersection of said column and the previously selected row to said data processor for utilization thereof;
and
h. update and selection logic responsive to the stored column data in each of the N columns of the selected row of the replacement array and to said HIT signal, for shifting all of said stored column numbers in said row to the left and inserting said column indication signal in the rightmost column of the row to indicate that column number as the most recently used column.

6 more elements

a. a buffer storage having a data storage space less than either said L information main store and C information main store and commonly connected between each of said main stores and the processor, said buffer being organized in N columns and M rows;
b. a buffer address array for storing block addresses of the data available in the buffer store, each block address including an L or C indicator dependent on whether the related stored data is L or C data, said array being similarly organized to said buffer in N columns and M rows, with a block address and L/C indicator being stored in each column of each row;
c. a replacement array also organized in N columns and M rows and storing in each column of each row the number of a column of the buffer address, the stored column numbers in each row selected being representative in a predetermined replacement algorithm of the order for replacement of the data in the related columns of the associated selected row of the buffer array, if replacement of data is found to be necessary;
d. an address register for receiving address signal representations from said processor of the data items required by said processor, each address signal including a block address section, a L/C indicator, and a data area representation;
e. means responsive to an area address representation in said address register for selecting a corresponding row of each said buffer address array, buffer store and replacement array;
f. a comparater means for comparing each block address and L/C indicator represented in each column of the selected row of said buffer array to the desired block address from said address register, said comparer generating a HIT signal if a desired match is obtained and a column indication signal of the column in said buffer which generated the HIT signal;
g. means responsive to said column indication signal for selecting the related column of said buffer storage device to read out the data at the intersection of said column and the previously selected row to said data processor for utilization thereof;
and
h. update and selection logic responsive to the stored column data in each selected row of the replacement array and to said HIT signal for updating the columnar represented replacement indications therein in accordance with the current buffer store readout operations.

6 more elements

a. a buffer storage device having data storage space less than either said L information main store and C information main store and commonly connected between each of said main stores and the processor, said buffer being organized in N columns and M rows;
b. a buffer address array for storing block addresses of the data available in the buffer store each block address including an L or C indicator dependent on whether the related stored data is L or C data, said array being similarly organized to said buffer in N columns and M rows, with a block address and L/C indicator being stored in each column of each row;
c. a replacement array also organized in N columns and M rows and storing in each column of each row the number of a column of the buffer address array, the stored column numbers in each row when selected being representative in a predetermined replacement algorithm of the order for replacement of the data in the related columns of the associated selected row of the buffer address array, if replacement of data in the buffer store is found to be necessary;
d. an address register for receiving address signal representations from said processor of the data items required by said processor, each address signal including a block address section, a L/C indicator, and a data area representation;
e. means responsive to an area address representation in said address register for selecting a corresponding row of each said buffer address array, buffer store and replacement array;
f. a first comparer means for comparing each block address and L/C indicator in each column of the selected row of said buffer array to the desired block address from said address register, said comparer generating either a HIT or MISS signal indication, a HIT indicating a match of block addresses has been found and effecting a selection of the related N columns of the buffer to readout the desired data area on the previously selected row of the buffer store to said processor for utilization thereby, said MISS signal indicating the desired data is not in the buffer store and a replacement operation is required to bring the data from the related designated L/C main store to the buffer store for transfer to the data processor;
g. buffer storage space allocation means including an L (data) limit register and control means for representing the limit of columns of said buffer storage available for L information and a C (data) limit register and control means for representing the limit of columns of said buffer storage available for C information, said limit registers being loaded with desired limit values under processor control, and each being selectable for control in accordance with the status of said L/C indicator in said address register;
h. a counter selectably operable under control of the L/C indicator in said address register to count either the L indicators or C indicators of the related block addresses in the selected line of the buffer address array;
i. second comparing means for comparing signals representative of the stored value in the selected L or C limit register and the related L or C count in said counter to generate a first signal indicating the counted L or C indicators do not exceed the related limit register value and denoting that the columnar storage quota of the buffer store for the designated L or C data has not been exceeded;
j. and control means responsive to said first signal and said MISS signal for reading out the stored column number in a predetermined column of the select row of the replacement array to said buffer address register to select a corresponding column of said buffer store array corresponding to said stored column number which in conjunction with said row thereof previously selected in accordance with said address register operation renders the related buffer storage area available for replacement from said back up store, said stored column number also being effective to control said buffer address array to store the block address of the replaced data item.

7 more elements

A microprogramed data processing system including a processor, said system having a first main storage device for storing user data and micro instructions defined as L data and a second main storage device for storing micro instructions defined as C data, the improvement comprising:

a. a buffer storage device having data storage space less than either said L information main store and C information main store and commonly connected between each of said main stores and the processor, said buffer being organized in N columns and M rows;
b. a buffer address array for storing block addresses of the data available in the buffer store each block address including an L or C indicator dependent on whether the related stored data is L or C data, said array being similarly organized to said buffer in N columns and M rows, with a block address and L/C indicator being stored in each column of each row;
c. a replacement array also organized in N columns and M rows and storing in each column of each row the number of a column of the buffer address array, the stored column numbers in each row when selected being representative in a predetermined replacement algorithm of the order for replacement of the data in the related columns of the associated selected row of the buffer address array, if replacement of data in the buffer store is found to be necessary;
d. an address register for receiving address signal representations from said processor of the data items required by said processor, each address signal including a block address section, a L/C indicator, and a data area representation;
e. means responsive to an area address representation in said address register for selecting a corresponding row of each said buffer address array, buffer store and replacement array;
f. a first comparer means for comparing each block address and L/C indicator in each column of the selected row of said buffer array to the desired block address from said address register, said comparer generating either a HIT or MISS signal indication, a HIT indicating a match of block addresses has been found and effecting a selection of the related N column of the buffer to readout the desired data area on the previously selected row of the buffer store to said processor for utilization thereby, said MISS signal indicating the desired data is not in the buffer store and a replacement operation is required to bring the data from the related designated L/C main store to the buffer store for transfer to the data processor;
g. buffer storage space allocation means including an L (data) limit register and control means for representing the limit of columns of said buffer storage available for L information and a C (data) limit register and control means for representing the limit of columns of said buffer storage available for C information, said limit registers being loaded with desired limit values under processor control, and each being selectable for control in accordance with the status of said L/C indicator in said address register;
h. a counter selectably operable under control of the L/C indicator in said address register to count either the L indicators or C indicators of the related block addresses in the selected line of the buffer address array;
i. second comparing means for comparing signals representative of the stored value in the selected L or C limit register and the related L or C count in said counter to generate a first signal indicating the counted L or C indicators do not exceed the related limit register value and denoting that the columnar storage quota of the buffer store for the designated L or C data has not been exceeded and a second signal when the counted L or C indicators do exceed the related limit register value;
j. a decoder and selection circuit with N columns for generating outputs signals indicating the respective information type (L or C) associated with the column numbers stored in the respective columns of the selected row of the replacement array;
k. a priority circuit responsive to the output signals supplied by said decoder and selection circuit and said L/C indicator supplied by the processor, said priority circuit determining that column number stored in the selected row of the replacement array which is of the L or C type required and which denotes the next column to be replaced;
l. update and replacement logic means operable after any utilization of said replacement array in a data replacement operation to update the columns of the selected row of the array in accordance with a predetermined replacement algorithm;
m. and control logic responsive to said MISS signal, said priority circuit, and said second comparing means second signal, for initialing the data replacement and updating the buffer address array and the replacement array.

10 more elements

Dependencies are inferred from the claim text.