Extended correlated double sampling for charge transfer devices
AssigneeWestinghouse Electric Corp.
InventorsDonald R. Lampe, Marvin H. White, James H. Mims
Life of this patent
Estimating the term…
Loading patent…
AssigneeWestinghouse Electric Corp.
InventorsDonald R. Lampe, Marvin H. White, James H. Mims
Estimating the term…
Extended correlated double sampling (ECDS) for charge transfer devices (CTD) corrects for errors arising in components of the CTD system from the input to the output thereof. Sources of error include bias variations and non-uniformity of thresholds and leakage currents. While applicable to any type of CTD system, for a TDI (time delay integration) application, precise error correction is achieved. Alternate signal level samples and reference level samples, the latter preferably AC zero, are propagated down the CTD channel as a related pair. At the CTD output, the signal and reference level samples of each pair are differenced, thereby correcting the resultant output signal for the noted types of errors. ECDS is compatible with CDS as taught in U.S. Pat. No. 3,781,574 and the two may be used jointly. An application of ECDS in the TDI mode for enhancement of signal outputs from a sensor array is disclosed, along with special parallel signal injection structure and operation for the requisite parallel signal injection into the channel, and special techniques of stabilized charged injection (SCI).
A system for correction of errors in the output signals from a charge transfer device having a plurality of successive stages through which charge packets, respectively corresponding to analog signal samples, injected into said device are propagated at a preselected shift cycle rate, comprising:
A system for correcting for threshold and leaking current non-uniformities in a charge transfer device having a plurality of successive stages through which a charge packet representative of an input voltage sample is propagated at a prescribed shift cycle rate, comprising:
A signal enhancement system employing a charge transfer device having a succession of stages, plural charge injector means associated with alternate ones of said succession of stages for injection of charge packets thereinto, means for advancing charge packets through said successive stages at a predetermined rate, and means for sampling a serial output from the last of the successive stages at said rate, comprising:
A system for correction of errors in the output signals from a charge transfer device having a plurality of successive stages through which charge packets respectively corresponding to analog signal samples injected into said device are propagated at a preselected shift cycle rate, and including a serial input charge injector and plural parallel output sampling circuits associated with respectively corresponding, plural stages of said charge transfer device, each sampling a potential in its associated stage within a given said shift cycle corresponding to the charge packet then propagating through said stage, comprising:
A system for correction of errors in the output signals from a charge transfer device having a plurality of successive stages through which charge packets respectively corresponding to analog signal samples injected into said device are propagated at a preselected shift cycle rate and including an input stage into which successive charge packets are injected at said preselected shift cycle rate, comprising:
A system for enhancement of sensor output signals, comprising:
A method for correction of errors in the output signals from a charge transfer device having a plurality of successive stages through which charge packets injected into said device and respectively corresponding to analog signal samples are propagated at a preselected shift cycle rate, comprising:
A method of signal enhancement employing a charge transfer device having a succession of stages, plural charge injector means associated with alternate ones of said succession of stages for injection of charge packets thereinto, means for advancing charge packets through said successive stages at a predetermined rate, and means for sampling a serial output from the last of the successive stages at said rate, including the steps of:
Dependencies are inferred from the claim text.