Loading patent…
AssigneeIBM Corporation
InventorsJohn Balyoz, Algirdas Joseph Gruodis, Teh-Sen Jen, Wadie Faltas Mikhail
Estimating the term…
An integrated logic circuit having a novel layout in a semiconductor substrate. The area required for the circuits within the substrate is substantially less than that of prior layouts. Each circuit includes a first device including an elongated impurity region and a set of other impurity regions either in, or in contiguous relationship with, the elongated region to form a set of diode junctions. The elongated region is capable of containing a predetermined maximum number of the other impurity regions. A second device is located adjacent the narrow side of said first device. A first set of first level conductors extends over the elongated region orthogonally with respect to the elongated direction and are interconnected to selected ones of the other impurity regions. Another conductor in a second level atop the substrate is connected to an impurity region of the second device and extends substantially parallel to the elongated direction. For the most part, this conductor connects the second device with one of the conductors in the first set. The reference potential connections to each circuit are also made preferably by conductive channels running in the same direction. With respect to chip architecture, each logic circuit is of substantially identical geometric form and arranged in columnar arrays.
An integrated circuit formed in a semiconductor body comprising:
An integrated TTL circuit formed in a semiconductor body comprising:
An integrated DTL circuit formed in a semiconductor body comprising:
An integrated MTL circuit formed in a semiconductor body comprising:
In a semiconductor substrate layout which includes columnar arrays of circuits having substantially identical geometric form disposed within said substrate,
Dependencies are inferred from the claim text.