US 3,958,136 AGranted

Level shifter circuit

AssigneeBell Telephone Laboratories, Incorporated

InventorPaul Robert Schroeder

Life of this patent

Estimating the term…

Loading patent…

Abstract

An improved TTL to MOS voltage level shifter circuit utilizes a totem pole output stage consisting of a pull-up junction transistor and a pull-down saturation junction transistor, an intermediate stage consisting essentially of a saturation junction transistor, an input stage consisting essentially of a diode and a saturation junction transistor, and current spike inhibit circuitry which consists essentially of a saturation junction transistor connected between the input stage and the base of the pull-down transistor. The current spike inhibit transistor, which turns on with the pull-down transistor, has a greater turnoff time than the pull-down transistor and consequently provides a relativley low impedance discharge path connected to the base of the pull-down transistor which allows the pull-down transistor to turn off before the pull-up transistor turns on. This helps insure against output current spikes that occur if the pull-up and pull-down transistors conduct simultaneously.

Claims5

Dependent claims

A level shifter circuit comprising:

a first switching device comprising a control terminal and two output terminals;
a first junction saturation transistor comprising a base, an emitter and a collector, the collector of the first transistor being coupled to one of the output terminals of the first switching device;
a second saturation junction transistor comprising a base, an emitter and a collector, the emitter and collector of the second transistor being coupled to the base of the first transistor and the control terminal of the first switching device;
input circuit means having input and output terminals and being responsive to signals applied to the input terminal, the output terminal of the input circuit means being coupled to the base of the second transistor;
coupling circuit means characterized by at least one output terminal and only one input terminal;
a third saturation junction transistor comprising a base, an emitter and a collector, the collector of the third transistor being coupled to the base of the first transistor and the base of the third transistor being coupled to the input circuit means through the coupling circuit means;
the emitters of the first and third transistors and the other terminal of the first switching device all being adapted to be coupled to appropriate power supply potentials.

4 more elements

Dependencies are inferred from the claim text.