Programmable logic controller with push down stack
AssigneeTexas Instruments Incorporated
InventorsBobby G. Burkett, Raymond W. Henry
Life of this patent
Estimating the term…
Abstract
A programmable logic controller implemented in semiconductor integrated circuits which contains a memory for storing multi bit instructions and one bit data words with a processor selectively coupled to the memory for operating on the data in accordance with the instruction. A one bit word width push down stack is selectively connected to the processor for storing partial solutions to processor computations. The partial solutions are read from the stack in reverse order to entry thereof in response to completion of calculations of another part of the computations. The solution to the other part is combined with a partial solution retrieved from the push down stack.
Claims5
A programmable logic controller implemented in semiconductor integrated circuit units for generating signals to control one or more binary output devices as locigal functions of the states of one or more binary input devices, said controller being comprised of:
- a. means for controlling the sequence of operations of said controller;
- b. memory means for storing multi-bit instructions corresponding to said logical functions;
- c. boolean processor means coupled to said memory means, said processor means being responsive to said instructions and having first and second data input means and an output, said processor means for logically combining single bits of data simultaneously applied to said first and second inputs according to selected ones of said instructions to generate a single bit logical result;
- d. first storage means having a plurality of single bit storage locations for storing the states of said one or more binary input devices;
- e. a single bit accumulator register having a first input coupled to the output of said processor means for receiving said single bit logical results, a second input coupled to said first storage means for receiving the states of said one or more binary input devices and an output coupled to the first data input means of said processor means;
- f. means coupled to said memory means and responsive to said instructions stored therein for selecting the states of one or more of said binary input devices to be transferred to said processor means;
- g. means coupling said first storage means to the second input means of said processor means for transferring the selected states to said processor means;
- and
- h. a reversible serial storage means having an input coupled to said accumulator register for receiving and storing the single bit logical results transferred to said accumulator register by said processor means in a predetermined order when said results are partial results of said logical functions and an output coupled to the second input means of said processor means for transferring the partial results stored therein to said processor means in the reverse order from said predetermined order whereby said partial results are logically combined by said processor means to generate final single bit solutions for controlling said output devices according to the states of said input devices.
Dependencies are inferred from the claim text.