Electronic sequence control system
AssigneeCarl Hurth Maschinen- und Zahnradfabrik GmbH & Co.
InventorGeorg Riedmayr
Life of this patent
Estimating the term…
Abstract
Electrical sequence control system. There is described an electrical sequence control system which is controlled according to a predetermined program by means of a switching circuit wherein the outputs of the binary counter are connected with n bits to the data inputs of the decoder and the address inputs of a multiplexer, the output of the latter being applied to one input of an AND-gate and the second input of said AND-gate being connected to a rectangular wave generator. The output of the AND-gate is connected to the input of the binary counter and the connection of the output of the multiplexer with the input of the binary counter acts as a return when one of the input signals at the multiplexer corresponds with the address input.
Claims7
An electronic sequence control system for controlling a given sequence of operation, comprising:
- a binary counter having a plurality of output terminals, an input terminal and setting input terminal;
- a decoder having a plurality of input terminals electrically connected to said output terminals of said binary counter and a plurality of output terminals, said plurality of output terminals being connected to selected components in said operation to effect the performance of a desired task in said sequence of operation;
- a multiplexer having a plurality of first input terminals electrically connected to said output terminals of said binary counter, a plurality of second input terminals having electrical signals applied thereto in response to functions performed during said desired task, and a single output terminal, selected ones of said first input terminals controlling selected ones of said second input terminals to control which signal is to appear at said single output terminal;
- and
- an AND-gate having two input terminals and a single output terminal, one of said input terminals to said AND-gate being electrically connected to said single output terminal of said multiplexer, the other input terminal being connected to a pulse generator so that said AND-gate will supply a signal to said output terminal thereof only when a signal is present on both of said input terminals thereof, said output terminal of said AND-gate being connected to said input terminal to said binary counter to effect an advancement of said binary counter to the next level.
Dependencies are inferred from the claim text.