Voltage sensitive isolation for static logic circuit
AssigneeTeletype Corporation
InventorRichard H. Heeren
Life of this patent
Estimating the term…
Abstract
A static logic circuit utilizing transistors of the MOSFET type includes a high resistance load transistor, a low resistance logic network having a large self-loading capacitance, and a gating transistor connected in series between the network and the load device. The logic network controls the output voltage across a load capacitor by grounding the load transistor output for selected input data, and the gating transistor is biased to turn OFF when the voltage across the large self-loading capacitance exceeds a predetermined level, thereafter isolating the input network from the load capacitor and speeding up the output transition by decreasing the time required to charge the load capacitor.
Claims10
A static logic circuit comprising:
- an output node having an output capacitance;
- switching means for selectively establishing an essentially short circuit or open circuit between a first point and a reference point of fixed reference potential, the switching means having a self-loading capacitance, large relative to the output capacitance, effectively connected between the first point and the reference point;
- load impedance means having at least first and second electrodes, its first electrode being connected to the output node and its second electrode being connected to a first supply voltage for providing a charging voltage to the output node to charge the output capacitance whenever the switching means establishes an open circuit between the first point and the reference point;
- and
- gating means for selectively providing a conductive connection between the output node and the first point of the switching means in accordance with the voltage at the first point so that when the switching means establishes a closed circuit, a conductive connection is provided between the output node and the first point, causing the potential at the reference point to appear at the output node;
- and when the switching means establishes an open circuit, a conductive connection is provided between the output node and the first point, causing the charging voltage applied to the output node to charge the self-loading capacitance to a preselected voltage less than the maximum level of the charging voltage applied to the output node, whereupon a non-conductive connection is provided between the output node and the first point.
A logic circuit of a type having an input logic network responsive to a set of input signals for producing at a first point either an essentially short circuit to a reference point of reference potential or an open circuit to the reference point depending upon the set of input signals;
- an output node;
- an output load connected between the output node and the reference point;
- load impedance means having at least two electrodes, said electrodes being connected between a voltage supply and the output node;
- and
- a field-effect transistor having its drain-source path connected between the first point and the output node
- characterized in that the input logic network exhibits an associated capacitance between the first point and the reference point, high relative to the capacitance of the output node;
- the resistance of the load impedance means being high relative to the resistance of the input logic network when the input logic network produces an essentially short circuit between the first point and the reference point;
- the field-effect transistor having a fixed bias voltage applied to its gate;
- the fixed bias voltage being selected so that when the input logic network produces a short circuit to the first point the reference potential is applied to the output node and whenever the input logic network provides an open circuit to the first point, the load impedance means charges the output load and the load impedance means initially charges the associated capacitance via the drain-source path of the field-effect transistor to a preselected level substantially lower than the maximum voltage provided the output node by the load impedance means, which preselected level turns OFF the field-effect transistor and thereafter isolates the capacitor from the output load until the charge on the associated capacitance goes below the preselected level.
A method for selectively isolating an input logic network having a large capacitance associated therewith from the output node of an inverter circuit, said circuit including a load impedance connected to the output node and a gating device connected between the output node and the input logic network;
- the ordered steps comprising:
- applying input signals to the input logic network to cause it to form an open circuit between a point of reference potential and the gating device;
- charging the output node and the associated capacitance in parallel in response to the open circuit of the input logic network;
- operating the gating device in response to the charge on the associated capacitance to produce an open circuit between the associated capacitance and the output node when the charge on the associated capacitance reaches a first level relative to the reference potential;
- and
- charging the output node, independent of the associated capacitance, to a second level relative to the reference potential substantially greater than the first level.
Dependencies are inferred from the claim text.