Microprocessor with immediate and indirect addressing
AssigneeXerox Corporation
InventorRichard A. Garlic
Life of this patent
Estimating the term…
Abstract
A microprocessor with a bus structure for carrying address and data signals wherein an address may be modified by an index value for indirect addressing by deriving said index value from an index register or a control word field. Immediate addressing is provided on branch instructions by providing two separate incrementing paths to avoid loss of a machine cycle during branch.
Claims12
In a microprocessor having first, second and third buses, a control memory having a plurality of control words stored therein at addressable locations at least some of said control words having a field containing an index value of which an instruction address is to be incremented, at least one register connected to said first and second buses with a second index value therein, at least a second field within said control word:
- means for placing an address of a control word on said first bus,
- means responsive to the contents of said second field of a control word for selecting said index value or said second index value,
- Means for placing said selected index value on said second bus,
- means for combining said address and said index value to produce a relative address, and
- means for addressing said control memory at a location specified by said relative address.
In a microprocessor having first, second, and third buses, incrementing means connected between said first and third buses, storage means for storing microinstructions to be executed for controlling the operation of the microprocessor during successive clock periods, addressing means including second incrementing means providing for addresses of selected microinstructions for execution connected to said third bus, means for applying addresses of said address means and other addresses to said storage means, the operation comprising:
- a. executing a microinstruction at address X at clock period n and simultaneously incrementing the address provided by said addressing means by one and fetching said incremented address X+1 for execution of its microinstruction during clock period n+1,
- b. executing the microinstruction of the incremented address at clock period n+1, which microinstruction contains a branch address Y,
- c. addressing said storage at address Y through said means for applying addresses during clock period n+1 for execution of said microinstruction at address Y during clock period n+2,
- d. placing said address Y on said first bus for application thereof to said incrementing means during clock period n+1,
- e. incrementing said address Y to Y+1 during clock period n+1 and placing address Y+1 via said third bus in said means for providing addresses for addressing said storage during clock period n+2.
In a microprocessor having a first bus a second bus and a third bus, an arithmetic unit connected between said first, and third buses, storage means for storing control signals to be placed in a microcontrol register for controlling the operation of the microprocessor to execute control signals at successive clock intervals, an addressing means for said storage means connected to said third bus, and means allowing transfer of control signals from said microcontrol register to said storage, the operation comprising:
- a. decoding control signals at clock interval n, said control signals comprising a storage address X,
- b. addressing said storage at address X at clock interval n to allow execution of the control signals at address X during clock interval n+1,
- c. placing address X on said first bus for application thereof to said arithmetic unit during clock interval n,
- d. adding "1" to said address X during clock interval n+1 and placing the result on said third bus whereby said X+1 address is applied to said storage address means during the same clock interval, and
- e. applying said X+1 address to said storage means to provide execution of the control signals at storage address X+1 in clock interval n+2.
Dependencies are inferred from the claim text.