Pulse synchronizing apparatus and method
OwnerZoltan Tarczy-Hornochinventor
Life of this patent
Estimating the term…
Abstract
Apparatus and method is provided to synchronize randomly occuring pulses to the nearest one of a train of clock-pulses. Logic circuitry is provided to shift the synchronization of a pulse from the nearest clock to one clock-pulse earlier or later if said pulse is closely followed or preceded by one or more other pulses to be synchronized, and optimum synchronization of all pulses as a group requires the synchronization of said pulse earlier or later respectively.
Claims7
In a method for synchronizing input pulses to a train of clock pulses utilizing n pairs of flip-flops from first to n-th pair, where n is an integer greater than one, and wherein each flip-flop can assume one of the states of set and reset, the first step of applying said clock pulse signals to each of the n pairs of flip-flops and said input pulse signals to the first pair of flip-flops, one of the two signals of input and clock pulses being delayed to one of the flip-flops of the first pair, the second step of applying the outputs of the first pair of flip-flops to the inputs of the second pair of flip-flops, and the third step of repeating this application of outputs to inputs of the following pair until the inputs of the n-th pair are reached, thereby obtaining momentarily in said flip-flop pairs a pattern of set and reset states representing in quantized form the initial time relationship between said input and clock pulse signals.
In an apparatus for synchronizing input pulses an input terminal connected to an input of a first flip-flop, a delay element connected between the input terminal and an input of a second flip-flop, said first and second flip-flops forming a first pair of flip-flops, additional pairs of flip-flops up to an n-th pair consisting of odd and even numbered flip-flops with odd and even numbered inputs receiving signals from outputs of preceding odd and even numbered flip-flops respectively, a clock input terminal receiving a train of clock pulses, said clock terminal being connected to a second input of all said flip-flops, and gating means connected to at least the n-th flip-flop pair serving to generate synchronously with one of said clock pulses exactly one output pulse for every input pulse received as long as the minimum time spacing between input pulses is substantially equal or greater than the spacing between the clock pulses.
Dependencies are inferred from the claim text.