Delay time controller for use in a group-delay equalizer
AssigneeNippon Electric Co., Ltd.
InventorHaruo Shiki
Life of this patent
Estimating the term…
Loading patent…
AssigneeNippon Electric Co., Ltd.
InventorHaruo Shiki
Estimating the term…
A delay circuit provides a flat delay versus frequency characteristic over a first band of frequencies by combining two delay equalizers having opposite signed and equal magnitude slopes of delay versus frequency over two different bands of frequencies. The first frequency band is translated to a second band which is applied to the first of two delay equalizers. The latter has a transfer characteristic which is a substantially constant slope of delay versus frequency for a band encompassing and much wider than said second band. The output of the latter element is translated back to the first frequency band. The first band, either prior to the initial frequency translation or subsequent to the second frequency translation, is applied to a second delay equalizer. The characteristic slopes of the two delay equalizers are of substantially equal magnitude but of opposite sign.
A delay time controller comprising a first frequency converter for converting an input signal in a first frequency band into a signal in a second frequency band, a second frequency converter for converting said signal in said second frequency band into another signal in said first frequency band, a variable-frequency local oscillator connected in common to said first and second frequency converters, a first delay equalizer connected between said first and second frequency converters whose frequency response versus delay time has a slope over a broad range in said second frequency band, and a second delay equalizer inserted in a signal path of said signal in said first frequency band whose frequency response versus delay time within a desired range in said first frequency band is of such nature as to offset said slope of said frequency response of said first delay equalizer over said second frequency band.
A time delay circuit having a substantially flat delay response over a first frequency band comprising:
Dependencies are inferred from the claim text.