Electronic circuit for individually correcting each digit of time displayed
AssigneeKabushiki Kaisha Suwa Seikosha
InventorsIzuhiko Nishimura, Mitsuharu Kodaira
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Suwa Seikosha
InventorsIzuhiko Nishimura, Mitsuharu Kodaira
Estimating the term…
A correction circuit for an electronic timepiece is provided wherein a divider stage can be corrected without effecting correction of any other digit of the electronic timepiece to be corrected. The electronic timepiece includes a quartz crystal oscillator circuit for producing a high frequency time standard signal, a divider circuit including a plurality of divider stages adapted to receive said high frequency timekeeping signals, certain of the divider stages being adapted to produce low frequency timekeeping signals in response to said high frequency timekeeping signals, and display elements associated with said certain divider stages for displaying the time counted thereby in response to said timekeeping signals applied thereto. The electronic timepiece includes a correction circuit including a portion intermediate a divider stage to be corrected and the next divider stage for inhibiting the carry signal from the divider stage to be corrected, whereby the next divider stage is not advanced by the carry signal of the divider stage to be corrected. In one embodiment, an inhibit circuit is corrected to receive the corrected carry signal from divider stage to be corrected and the carry signal from the next-previous divider stage and adapted to inhibit the transmission of that portion of the corrected carry signal representative of a carry due to correction to the next divider stage.
In an electronic timepiece comprising a quartz crystal oscillator circuit for producing a high frequency time standard signal, divider means coupled to said oscillator means for producing a low frequency time standard carry signal in response to said high frequency time standard signal, at least two series-connected divider stages coupled in series with said divider means, each divider stage other than the last of said series connected divider stages producing a low frequency carry signal in response to the low frequency carry signal applied thereto, at least a portion of said divider stages each producing timekeeping signals and display means associated with each said divider stage producing said timekeeping signals for displaying time in response to said respective timekeeping signals applied thereto, the improvement comprising correction gate means coupled to each said divider stage producing a timekeeping signal, each said correction gate means being adapted to apply the carry signal from the next previous divider stage to the divider stage to which said correction gate means is coupled and being adapted to correct each divider stage by advancing the count thereof, and a control circuit means connected to each divider stage to be corrected to receive the carry signal produced thereby and the carry signal applied to said divider stage to be corrected, said control circuit means inhibiting the transmission to the next divider stage following said divider stage to be corrected of that portion of the corrected carry signal representative of a carry due to correction.
Dependencies are inferred from the claim text.