System for modifying a logic controller instruction set
AssigneeTexas Instruments Incorporated
InventorsRaymond W. Henry, Anthony F. Zizzo
Life of this patent
Estimating the term…
Abstract
A programmable logic controller includes a read/write memory for storing multi bit instructions which direct computations in the controller in response to a programming keyboard module connected to the controller for encoding instructions to be stored in controller memory. Keyboard commands transfer instructions from the module to said memory in an ordered array. Instructions are read from memory serially, cyclically and non destructively for operation of the controller. A keyboard insert command inserts a new instruction at a designated address in memory and sequentially shifts each serially accessed instruction in memory stored at an address beyond the designated address to a memory address once removed.
Claims10
In a programmable logic controller, the combination comprising:
- a. a read/write memory for storing multibit instructions which direct computations in said controller;
- b. a programming keyboard module connected to said controller for encoding instructions to be stored in said memory;
- c. means operable cyclically to read said instructions from said memory for operation of said controller;
- d. a temporary storage means;
- e. program counter means for generating memory addresses;
- f. first logic means responsive to a first keyboard command for transferring instructions from said keyboard module via said temporary storage means to said memory;
- and g. second logic means responsive to a second keyboard command for inserting a new instruction at a location in said memory having a designated address and sequentially shifting each instruction in said memory stored at a location having an address beyond said designated address to a memory location having an address once removed, said second logic means including:
- i. means for transferring said new instruction to said temporary storage means;
- ii. means for setting said program counter means to said designated address;
- iii. means for transferring the instruction in said temporary storage means to said memory at the address according to said program counter means and concomitantly transferring the instruction at said address to said temporary storage means;
- and
- iv. means for controlling said program counter means to sequentially access each address beyond said designated address.
In a programmable controller for controlling the on/off states of m output devices in response to computed states generated by execution of a stored program on n binary parameters, wherein the value of each of said parameters corresponds to the on/off state of a respective input device, and wherein said controller is responsive to an alternating current power signal, the combination which comprises:
- a. a register means having at least m + n binary storage locations;
- b. control means responsive to a predetermined point in each cycle of said alternating current power signal for selectively generating an initiate input/output control signal and an initiate execution control signal;
- c. first means responsive to said initiate input/output control signal for serially storing the n binary parameters corresponding respectfully to the on/off states of said n input devices into said register means and for serially reading previously computed on/off states for said m output devices out of said register means for transmission to said output devices;
- and
- d. second means responsive to said initiate execution control signal for causing executing of said stored program with the values of said n binary parameters corresponding to the on/off states of the n input devices stored in said register means to thereby compute next states for said m output devices and for storing such next states in said register means.
In a sequencer system having a read/write memory for storage of a set of instructions to be read and executed serially during a memory cycle, the combination which comprises:
- a. a first shift register;
- b. means for transferring instructions from said read/write memory to said first shift register and for shifting said instructions bit-wise through said first shift register for execution thereof under control of a system clock;
- c. a second shift register for temporary storage of a new instruction to be inserted into said set;
- d. a counter means;
- e. means for entering into said counter means an address of a location of said read/write memory which said new instruction is to occupy;
- f. means operable at a predetermined relation to the beginning of a memory cycle for commencing incrementing of said counter means;
- g. means coupled to said counter and responsive to the contents thereof for directing the contents of said second shift register to said first shift register when said counter means reaches a count corresponding to the address of the location of said read/write memory which said new instruction is to occupy;
- and
- h. means for writing into said read/write memory said new instruction and each instruction thereafter passing through said first shift register.
In a programmable logic controller having a read/write memory and means operable serially and cyclically for reading instructions from said memory for operation of said controller, the combination which comprises:
- a. a programming keyboard for encoding instructions, said keyboard including:
- i. a numeric set of switches for entering numeric data,
- ii. an OP code set of switches to enter OP codes, and
- iii. a set of command switches for entering commands;
- and
- b. logic means responsive to commands from said keyboard to transfer instructions from said keyboard to said memory as a serial-bit stream, said logic means including:
- i. a first data loop including a gated channel leading from said memory and a first string of shift registers,
- ii. a second data loop including a second string of shift registers,
- iii. means coupling said numeric set of switches in said keyboard to said second data loop,
- iv. means coupling said OP code set of switches in said keyboard to a first port of said first string of shift registers,
- v. means for counting the instructions read from memory in each cycle of said controller,
- vi. means responsive to a command by said keyboard for shifting numeric contents of said second loop to a second port of said first string of shift registers and simultaneously to gate said channel to direct contents of said first string of shift registers to said memory at a preselected memory location, and
- vii. means responsive to a keyboard insert command to insert a new instruction at a designated address in said memory and sequentially to shift each serially accessed instruction in said memory stored at an address beyond said designated address to a memory address once removed.
Dependencies are inferred from the claim text.