Semiconductor package including connection bump
AssigneeSamsung Electronics Co., Ltd.
InventorsJunho Lee, Insik Han
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsJunho Lee, Insik Han
Estimating the term…
A semiconductor package according to example embodiments of the present disclosure includes: a package substrate; a semiconductor chip including a first surface; and a plurality of connection bumps disposed below the first surface of the semiconductor chip, and the plurality of connection bumps include a first group of connection bumps and a second group of connection bumps, each of the first group of the connection bumps include a first connection pillar and a first connection solder, each of the second group of the connection bumps include a second connection pillar and a second connection solder, in a vertical direction, and in at least one of the second group of connection bumps, an upper end of the second connection solder disposed on a level lower than a level of an upper end of the first connection solder of each of the first group of the connection bumps.
A semiconductor package, comprising:
A semiconductor package, comprising:
A semiconductor package, comprising:
Dependencies are inferred from the claim text.