Dynamic scrambling for wired communications between systems
AssigneeMicron Technology, Inc.
InventorsScott E. Schaefer, Navid Lashkarian
Life of this patent
Estimating the term…
Abstract
Methods, systems, and devices for dynamic scrambling for wired communications between systems are described. A host system may transmit a first packet of data bits to a memory system. The host system may receive an indication that the memory system received the first packet with a threshold quantity of one or more errors. Based on receiving the indication, the host system may apply a scrambling pattern to a second packet of the data bits. The host system may then transmit the second data packet to the memory system based on applying the scrambling pattern to the second data packet.
Claims20
A method at a host system, comprising:
- transmitting a first data packet to a memory system, the first data packet comprising data bits and one or more error protection bits;
- receiving an error indication for the first data packet, the error indication indicating that the memory system received the first data packet with a threshold quantity of one or more errors;
- applying, based at least in part on receiving the error indication, a scrambling pattern to a second data packet that comprises the data bits and the one or more error protection bits of the first data packet;
- and
- transmitting the second data packet to the memory system based at least in part on applying the scrambling pattern to the second data packet.
A method at a memory system, comprising:
- receiving a first data packet comprising data bits and one or more error protection bits;
- transmitting an error indication for the first data packet based at least in part on receiving the first data packet with a threshold quantity of one or more errors;
- receiving, based at least in part on transmitting the error indication, a second data packet that is scrambled with a scrambling pattern, the second data packet comprising the data bits and the one or more error protection bits of the first data packet;
- and
- applying a descrambling pattern to the second data packet based at least in part on the scrambling pattern.
A non-transitory computer-readable medium storing code, the code comprising instructions executable by one or more processors to:
- transmit a first data packet to a memory system, the first data packet comprising data bits and one or more error protection bits;
- receive an error indication for the first data packet, the error indication indicating that the memory system received the first data packet with a threshold quantity of one or more errors;
- apply, based at least in part on receiving the error indication, a scrambling pattern to a second data packet that comprises the data bits and the one or more error protection bits of the first data packet;
- and
- transmit the second data packet to the memory system based at least in part on applying the scrambling pattern to the second data packet.
Dependencies are inferred from the claim text.