US 2026/0310579 A1Published application

Systems and methods for control of arbitrary-precision numbers in high-level synthesis

AssigneeMicrosemi SoC Corporation

InventorsManuel Alejandro Saldana De Fuentes, Hassan El-Sheikha

Life of this patent

Estimating the term…

Loading patent…

Abstract

Techniques are disclosed for runtime analysis of numerical assignments in a high-level synthesis (HLS) environment. Source code and a user-supplied test vector are compiled with a verification library that overloads an operator for a numerical variable that stores a result. The compiling includes inserting code that, for each overloaded operator, redirects the store to a runtime routine, the redirecting being an assignment operation. During execution, the runtime routine evaluates the right-hand side (RHS) variable, determines the bit width range required by the RHS value, and compares the range to the declared bit width of a left-hand side variable. Any mismatch is classified as an overflow quantization error and is logged. After execution, the analysis identifies whether any numerical variable is overprovisioned. The analysis includes a report recommending bit width modifications to correct detected errors, or the system automatically corrects the bit widths in the source code.

Claims20

Dependent claims

A computer-implemented method for analyzing numerical assignments in a high-level synthesis (HLS) environment, the method comprising:

receiving, by a computing system, source code and a user-supplied test vector;
compiling the source code with a runtime verification library, including:
overloading an operator for a numerical variable, the operator including an assignment, arithmetic, or compound-assignment operator that stores a result;
inserting code into the source code that, for each overloaded operator, redirects the store to a runtime routine, the redirected store being an assignment operation;
executing the compiled source code under the user-supplied test vector, wherein, for each assignment operation, the runtime routine:
evaluates a right-hand side (RHS) numerical value;
determines an observed bit width range sufficient to represent the RHS numerical value;
compares the observed bit width range to a declared bit width of a corresponding left-hand side (LHS) numerical variable;
identifies a bit width error selected from overflow error or quantization error;
and
generates an assignment record that logs the observed range and the identified bit width error;
identifying, based on the assignment record, whether any numerical variable is overprovisioned;
and
generating a report including one or more recommended bit width modifications for the source code.

11 more elements

A computing system comprising:

one or more processors;
and
a memory storing computer-executable instructions that, when executed by the one or more processors, cause the one or more processors to perform operations comprising:
receiving, by the one or more processors, source code and a user-supplied test vector;
compiling the source code with a runtime verification library, including:
overloading an operator for a numerical variable, the operator including an assignment, arithmetic, or compound-assignment operator that stores a result;
inserting code into the source code that, for each overloaded operator, redirects the store to a runtime routine, the redirected store being an assignment operation;
executing the compiled source code under the user-supplied test vector, wherein, for each assignment operation, the runtime routine:
evaluates a right-hand side (RHS) numerical value;
determines an observed bit width range sufficient to represent the RHS numerical value;
compares the observed bit width range to a declared bit width of a corresponding left-hand side (LHS) numerical variable;
identifies a bit width error selected from overflow error or quantization error;
and
generates an assignment record that logs the observed range and the identified bit width error;
identifying, based on the assignment record, whether any numerical variable is overprovisioned;
and
generating a report including one or more recommended bit width modifications for the source code.

14 more elements

A non-transitory computer-readable medium storing instructions that, when executed by one or more processors, cause the one or more processors to perform operations comprising:

receiving, by the by one or more processors, source code and a user-supplied test vector;
compiling the source code with a runtime verification library, including:
overloading an operator for a numerical variable, the operator including an assignment, arithmetic, or compound-assignment operator that stores a result;
inserting code into the source code that, for each overloaded operator, redirects the store to a runtime routine, the redirected store being an assignment operation;
executing the compiled source code under the user-supplied test vector, wherein, for each assignment operation, the runtime routine:
evaluates a right-hand side (RHS) numerical value;
determines an observed bit width range sufficient to represent the RHS numerical value;
compares the observed bit width range to a declared bit width of a corresponding left-hand side (LHS) numerical variable;
identifies a bit width error selected from overflow error or quantization error;
and
generates an assignment record that logs the observed range and the identified bit width error;
identifying, based on the assignment record, whether any numerical variable is overprovisioned;
and
generating a report including one or more recommended bit width modifications for the source code.

11 more elements

Dependencies are inferred from the claim text.