US 2026/0310279 A1 · ENERGY CONSERVING PROCESSING UNIT

Abstract

An integrated processing circuit comprises an instruction decoder configured to detect a resilience execution attribute bit within an instruction opcode payload. A hardware comparator circuit is configured to select an execution branch by comparing an operand stability register against a hardwired binary bitmask matching a twenty-five percent or less threshold parameter. An arithmetic bypass network comprising a bitwise shifter array is configured to output a proportionally scaled data payload to a system write-back register in a single processor clock cycle when the threshold parameter is met, bypassing high-latency primary arithmetic logic units. The circuit may further include a secondary five percent or less threshold parameter for executing zero-overhead direct register pass-throughs within a current clock phase, a localized neural network inference block for generating synthetic computation results via predictive interpolation, and a parallel look-ahead hardware exception validator circuit configured to enforce unconditional full-precision processing overrides for protected system attributes.

Claims21

Dependent claims

An integrated processing circuit comprising:

an instruction decoder configured to detect a resilience execution attribute bit within an instruction opcode;
a hardware comparator circuit configured to select an execution branch by comparing an operand stability register against a hardwired binary bitmask matching a twenty-five percent or less threshold parameter;
and an arithmetic bypass network comprising a bitwise shifter array configured to output a proportionally scaled data payload to a system write-back register in a single processor clock cycle when said twenty-five percent or less threshold parameter is met.

An integrated processing circuit comprising:

a co-processor configured to operate in tandem with a primary processing circuit;
wherein said co-processor comprises a hardware comparator circuit configured to select an execution branch by comparing an operand stability register against a hardwired binary bitmask matching a twenty-five percent or less threshold parameter;
and an arithmetic bypass network comprising a bitwise shifter array configured to output a proportionally scaled data payload to a system write-back register in a single processor clock cycle when said twenty-five percent or less threshold parameter is met.

A method for accelerating computing cycles within an integrated processing circuit, comprising:

detecting, via an instruction decoder, a resilience execution attribute bit within an instruction opcode;
selecting, via a hardware comparator circuit, an execution branch by comparing an operand stability register against a hardwired binary bitmask matching a twenty-five percent or less threshold parameter;
and outputting, via an arithmetic bypass network comprising a bitwise shifter array, a proportionally scaled data payload to a system write-back register in a single processor clock cycle when said twenty-five percent or less threshold parameter is met.

A method for accelerating computing cycles via a co-processor configured to operate in tandem with a primary processing circuit, the method comprising:

selecting, via a hardware comparator circuit within said co-processor, an execution branch by comparing an operand stability register against a hardwired binary bitmask matching a twenty-five percent or less threshold parameter;
and outputting, via an arithmetic bypass network within said co-processor comprising a bitwise shifter array, a proportionally scaled data payload to a system write-back register in a single processor clock cycle when said twenty-five percent or less threshold parameter is met.

Dependencies are inferred from the claim text.

Energy conserving processing unit

Life of this patent

Energy conserving processing unit

Life of this patent

Abstract

Claims21