Hybrid Underfill Structures for Multi-Die Packages and Methods of Forming the Same
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsWen-Yi Lin, Kai-Cheng Chen, Chien-Li Kuo, Chien-Chen Li
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsWen-Yi Lin, Kai-Cheng Chen, Chien-Li Kuo, Chien-Chen Li
Estimating the term…
A semiconductor package includes an interconnect structure, at least one semiconductor die electrically and mechanically coupled to the interconnect structure, a non-conductive film formed between a first portion of the at least one semiconductor die and the interconnect structure, and a capillary underfill material formed between a second portion of the at least one semiconductor die and the interconnect structure. The non-conductive film is formed in a first region over a surface of the interconnect structure and the capillary underfill material is formed in a second region over the surface of the interconnect structure, such that the second region laterally surrounds the first region in a plan view. In various embodiments, the semiconductor package further includes a multi-die frame at least partially surrounding the at least one semiconductor die to form a multi-die chip.
A semiconductor package, comprising:
A semiconductor package, comprising:
A method of forming a semiconductor package, comprising:
Dependencies are inferred from the claim text.