Method for fabricating nmos high-k metal gate and pmos high-k metal gate
AssigneeHuahong Integrated Circuit(Chengdu) Corporation
InventorsXiaofeng QU, Renhui XU, Kouhua SUN
Life of this patent
Estimating the term…
Loading patent…
AssigneeHuahong Integrated Circuit(Chengdu) Corporation
InventorsXiaofeng QU, Renhui XU, Kouhua SUN
Estimating the term…
The present disclosure discloses a method for fabricating an NMOS high-k metal gate and a PMOS high-k metal gate. In an HKMG N/P split process, boron (B) implantation and energy control are first performed on dummy polysilicon in an NMOS gate region of a gate stack. Subsequently, by utilizing the high etch selectivity of the etching solution toward B-doped dummy polysilicon, wet etching is performed to remove the dummy polysilicon in the PMOS gate region of the gate stack. After forming a PMOS metal gate structure, dry etching is then performed to remove the B-doped dummy polysilicon in the NMOS gate region of the gate stack. This fabrication method, during the process of achieving NFET and PFET separation, prevents undercutting of the dummy polysilicon in the NMOS gate region, optimizing the profile at the NFET/PFET boundary.
A method for fabricating an NMOS high-k metal gate and a PMOS high-k metal gate, comprising the following steps:
Dependencies are inferred from the claim text.