Back to results
US 2026/0300093 A1Published application
Memory apparatus configured with scrubbing or refreshing operations to preserve integrity of stored data and method for operating the same
AssigneeMicron Technology, Inc.
InventorsCorrado Villa, Graziano Mirichigni, Ferdinando Bedeschi
Life of this patent
Estimating the term…
Abstract
A memory apparatus and a method for operating the same. The method includes performing a read operation on a set of memory cells, detecting an error in data read from the set of memory cells based on an error correction code (ECC) operation performed on the data, and performing a scrubbing operation or a refreshing operation on the set of memory cells according to a detecting result.
Claims21
A method for operating a memory apparatus, comprising:
- performing a read operation on a set of memory cells;
- and
- detecting an error in data read from the set of memory cells based on an error correction code (ECC) operation performed on the data.
A memory apparatus, comprising:
- a memory array comprising memory cells;
- an error correction code (ECC) engine in electronic communication with the memory array;
- a memory controller in electronic communication with the ECC engine, the memory controller operable to cause the memory apparatus to:
- perform a read operation on a set of memory cells;
- and
- detect an error in data read from the set of memory cells based on an error correction code (ECC) operation performed on the data by the ECC engine.
3 more elements
A memory apparatus, comprising:
- a memory array comprising memory cells and operable to perform a read operation on a set of memory cells;
- and
- an error correction code (ECC) engine coupled with the memory array and operable to detect an error in data read from the set of memory cells based on an ECC operation performed on the data.
Dependencies are inferred from the claim text.