Memory dependence prediction
AssigneeAdvanced Micro Devices, Inc.
InventorHanbing Liu
Life of this patent
Estimating the term…
Abstract
The present disclosure relates to systems and methods for memory dependency prediction. The systems and methods include maintaining, by processing circuitry, a set of store instructions recently dispatched for execution, each store instruction having a type and one or more attributes and in response to a load instruction that has a first type and a first set of one or more attributes that corresponds to a type and attributes for a store instruction in the set of store instructions recently dispatched for execution, indicating, by the processing circuitry, a memory dependency between the load instruction and the store instruction.
Claims20
A method for memory dependency prediction, the method comprising:
- maintaining, by processing circuitry, a set of store instructions recently dispatched for execution, each store instruction having a type and one or more attributes;
- and
- in response to identifying a load instruction having a first type and a first set of one or more attributes that correspond to a store instruction in the set of store instructions recently dispatched for execution, indicating, by the processing circuitry, a memory dependency between the load instruction and the store instruction.
A system comprising:
- at least one storage medium having encoded thereon executable instructions;
- at least one processing unit configured to interact with the executable instructions and configured to:
- maintain a set of store instructions recently dispatched for execution, each store instruction having a type and one or more attributes;
- and
- in response to identifying a load instruction having a first type and a first set of one or more attributes that correspond to a store instruction in the set of store instructions recently dispatched for execution, indicate a memory dependency between the load instruction and the store instruction.
An apparatus comprising:
- at least one circuit arranged to:
- maintain a set of store instructions recently dispatched for execution, each store instruction having a type and one or more attributes;
- and
- in response to identifying a load instruction having a first type and a first set of one or more attributes that corresponds to a store instruction in the set of store instructions recently dispatched for execution, indicate a memory dependency between the load instruction and the store instruction.
Dependencies are inferred from the claim text.