Processor controlled programmable logic device modification
AssigneeAltera Corporation
InventorNij Dorairaj
Life of this patent
Estimating the term…
Abstract
Systems or methods of the present disclosure may provide a computing system that includes a processor and one or more implemented designs in one or more configurable circuits of a programmable logic fabric. The computing system also includes a memory coupled to the programmable logic fabric. The computing system further includes an accelerator that is located in-line between the one or more configurable circuits and the memory. The accelerator is defined using a low-level programming language. The processor is coupled to the accelerator and is configured to enable modification of the definition of the accelerator by converting a high-level programming language to the low-level programming language to change the way that the accelerator operates.
Claims20
A method, comprising:
- determining, by a processor, a workload for a computing device including a processor and a programmable logic device;
- determining, by the processor, whether the workload exceeds a workload threshold;
- when the workload exceeds the workload threshold, causing the programmable logic device to load a first configuration for an accelerator, wherein the first configuration is configured to modify data being transported to memory from the programmable logic device before arriving at the memory in a first manner;
- and
- when the workload does not exceed the workload threshold, causing the programmable logic device to load a second configuration for the accelerator, wherein the second configuration is configured to modify data being transported to the memory from the programmable logic device before arriving at the memory in a second manner.
A non-transitory, computer-readable medium storing instructions thereon that, when executed by a processor, are configured to cause the processor to:
- determine a workload for a computing device including the processor and a programmable logic device;
- determine whether the workload exceeds a workload threshold;
- when the workload exceeds the workload threshold, cause the programmable logic device to load a first configuration for an accelerator, wherein the first configuration is configured to modify data being transported to memory from the programmable logic device before arriving at the memory in a first manner;
- and
- when the workload does not exceed the workload threshold, cause the programmable logic device to load a second configuration for the accelerator, wherein the second configuration is configured to modify data being transported to the memory from the programmable logic device before arriving at the memory in a second manner.
A computing system, comprising:
- memory;
- a programmable logic device coupled to the memory and configured to implement an accelerator to modify data being stored to the memory;
- and
- a processor coupled to the memory, wherein the processor is configured to:
- determine a workload for a computing device including the processor and the programmable logic device;
- determine whether the workload exceeds a workload threshold;
- when the workload exceeds the workload threshold, cause the programmable logic device to load a first configuration for an accelerator, wherein the first configuration is configured to modify data being transported to memory from the programmable logic device before arriving at the memory in a first manner;
- and
- when the workload does not exceed the workload threshold, cause the programmable logic device to load a second configuration for the accelerator, wherein the second configuration is configured to modify data being transported to the memory from the programmable logic device before arriving at the memory in a second manner.
Dependencies are inferred from the claim text.