Memory system and operating method
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsElia Ambrosi, Cheng-Hsien WU, Xinyu BAO
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsElia Ambrosi, Cheng-Hsien WU, Xinyu BAO
Estimating the term…
A memory system and an operating method are provided. The memory system comprises a memory array, a control circuit, and a read circuit. The memory array comprises a plurality of cross-point memory cells, and each cross-point memory cell comprises a selector and a memory element coupled in series between both terminals of the cross-point memory cell. The control circuit is coupled to the memory array, and the control circuit is configured to provide at least one read pulse each with an increasing magnitude to a selected cross-point memory cell. The read circuit is coupled to the memory array, and the read circuit is configured to receive a read current flowing through the selected cross-point memory cell and determines whether the read current is greater than a target current.
A memory system, comprising:
A memory system, comprising:
An operating method of a memory array, the memory array comprising a plurality of cross-point memory cells, the operating method comprising:
Dependencies are inferred from the claim text.