Power-optimized cache architecture using distance-based way allocation
AssigneeQUALCOMM Incorporated
InventorsSandip Ghosh, Hiral Nandu, Rakesh N, Kedar Bhole, Raunaq Nandy Majumdar, Subbarao Palacharla
Life of this patent
Estimating the term…
Loading patent…
AssigneeQUALCOMM Incorporated
InventorsSandip Ghosh, Hiral Nandu, Rakesh N, Kedar Bhole, Raunaq Nandy Majumdar, Subbarao Palacharla
Estimating the term…
A cache architecture reduces power consumption by considering the physical placement of cache ways relative to the last-level cache controller. The architecture monitors client access patterns and cache way distances to optimize power usage during cache operations. Cache ways located closer to the controller consume less power when accessed compared to more distant ways. The architecture leverages this characteristic by allocating closer ways to high-frequency or active clients while assigning distant ways to low-frequency or inactive clients. A cache replacement policy maintains way groups based on physical distance and prioritizes replacement selection from closer groups. This approach achieves power reduction without requiring modifications to the underlying cache structure. Implementation options include both software-managed allocation and hardware-based replacement mechanisms.
An apparatus comprising:
A cache system comprising:
A method comprising:
Dependencies are inferred from the claim text.